



MAX 10 PLL MegaWizard

Last updated 7/20/23


MAX10 PLL MegaWizard

- MegaFunction AltPLL
 - Library element




MAX10 PLL MegaWizard

- MegaFunction AltPLL - configuration



MAX10 PLL MegaWizard

- MegaFunction AltPLL - configuration



MAX10 PLL MegaWizard

- MegaFunction AltPLL - configuration

MegaWizard Plug-In Manager [page 3 of 12]

ALTPLL

Parameter Settings PLL Reconfiguration Output Clocks EDA Summary

General/Modes > Inputs/Lock > Bandwidth/SS > Clock switchover >

pll1

Able to implement the requested PLL.

inclk0 inclk0 frequency: 50.000 MHz
areset Operation Mode: Normal
pfdena Cik Ratio Ph (dg) DC (%)
c0 1/1 0.00 50.00

MAX 10

locked

Spread Spectrum

The spread spectrum feature allows for a modulation of the PLL clock frequency. The range of the clock frequency deviation is determined by the 'down spread' while 'modulation frequency' controls the center frequency.

Use spread spectrum feature and set down spread to 0.500 percent
Set modulation frequency to 50.000 KHz

Bandwidth

A lower bandwidth will result in jitter rejection and less drift at the expense of a slower PLL.

How would you like to specify bandwidth?

Preset: 1.00
 Custom:
Set bandwidth to 1.00
Actual achieved bandwidth

MegaWizard Plug-In Manager [page 4 of 12]

ALTPLL

Parameter Settings PLL Reconfiguration Output Clocks EDA Summary

General/Modes > Inputs/Lock > Bandwidth/SS > Clock switchover >

pll1

Able to implement the requested PLL.

inclk0 inclk0 frequency: 50.000 MHz
Operation Mode: Normal
pfdena Cik Ratio Ph (dg) DC (%)
c0 1/1 0.00 50.00

MAX 10

locked

Clock Switchover

Create an 'inclk1' input for a second input clock
What is the frequency of the 'inclk1' input? 100.000 MHz

Input Clock Switch

Create a 'clkswitch' input to manually select between the input clocks
(The 'clkswitch' input will behave as an input clock selection control input)
 Allow PLL to automatically control the switching between input clocks
(The 'clkswitch' input will behave as a manual override control input)
 Create a 'clkswitch' input to dynamically control the switching between input clocks
Perform the input clock switchover after 1 input clock cycles

Create an 'activeclock' output to indicate the input clock being used
(The 'inclk0' is being used/ 1 inclk1 is being used)
Create a 'clkbad' output for each input clock
Output clock is toggling/ 1 input clock is not toggling

MegaWizard Plug-In Manager [page 5 of 12]

ALTPLL

Parameter Settings PLL Reconfiguration Output Clocks EDA Summary

Dynamic Reconfiguration

Create optional inputs for dynamic reconfiguration
Used for non-phase (e.g. frequency, duty cycle, bandwidth, etc.) reconfiguration
- Note: Reconfiguration with cascaded counters may not work correctly

Initial Configuration File

Use the following initial configuration file to initialize the altpll_reconfig megafunction (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File [.mif]).

File name: \pll1.mif Browse ...

Additional Configuration File

You may create additional configuration file(s) for the current PLL settings. These files may be used to initialize the altpll_reconfig megafunction.

To create a configuration file, enter a valid file name and press the 'Generate A Configuration File' button (Valid file formats are the Hexadecimal (Intel-format) [.hex] and the Memory Initialization File [.mif]).

File name: Generate a Configuration File


Dynamic Phase Reconfiguration

Enable phase shift step resolution
 Create optional inputs for dynamic phase reconfiguration

Cancel **< Back** **Next >** **Finish**


MAX10 PLL MegaWizard

- MegaFunction AltPLL – configuration 1




MAX10 PLL MegaWizard

- MegaFunction AltPLL – configuration 2




MAX10 PLL MegaWizard

- MegaFunction AltPLL - configuration




MAX10 PLL MegaWizard

- MegaFunction AltPLL - configuration



MAX10 PLL MegaWizard

- MegaFunction AltPLL
 - Component information





```
component pll1
PORT
(
    areset : IN STD_LOGIC := '0';
    inclk0 : IN STD_LOGIC := '0';
    pfdena : IN STD_LOGIC := '1';
    c0      : OUT STD_LOGIC;
    c1      : OUT STD_LOGIC;
    locked  : OUT STD_LOGIC
);
end component;
```

```
pll1_inst : pll1 PORT MAP (
    areset => areset_sig,
    inclk0 => inclk0_sig,
    pfdena  => pfdena_sig,
    c0      => c0_sig,
    c1      => c1_sig,
    locked  => locked_sig
);
```

MAX10 PLL MegaWizard



- MegaFunction AltClkCtrl – stand alone example
 - Required to get CLOCK_50 to the PLL input



Only required when the PLL is the only block
Not required for any of our designs


MAX10 PLL MegaWizard

- MegaFunction AltClkCtrl – stand alone example
 - Required to get CLOCK_50 to the PLL input



MAX10 PLL MegaWizard

- MegaFunction AltClkCtrl – stand alone example
 - Required to get CLOCK_50 to the PLL input



MAX10 PLL MegaWizard

- MegaFunction AltPLL – stand alone example

```
-- p11_example_de10.vhd1
-- by: johnsontimoj
-- created: 8/12/2018
-- version: 0.0
--
-- PLL example - de10 implementation
-- inputs: CLK, enable, reset
-- outputs: 3 clocks - different frequencies and phases, locked
-- Use System Console - ADC Toolkit for validation
--

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity pll_example_de10 is
  port (
    CLOCK_50:      in std_logic;
    SW:           in std_logic_vector(9 downto 0);
    ARDUINO_IO:    inout std_logic_vector(4 downto 0)
  );
end entity;
```

```
architecture hardware of pll_example_de10 is
  signal clk_50_intermediate: std_logic;

  component p111
    PORT
    (
      areset      : IN STD_LOGIC := '0';
      inc1k0     : IN STD_LOGIC := '0';
      pfdena    : IN STD_LOGIC := '1';
      c0         : OUT STD_LOGIC;
      c1         : OUT STD_LOGIC;
      locked     : OUT STD_LOGIC
    );
  end component;

  component clk_ctrl is
    port (
      inc1k : in std_logic := 'X';
      outclk : out std_logic
    );
  end component clk_ctrl;


begin
  p111_inst : p111 PORT MAP (
    areset      => SW(0),
    inc1k0     => c1k_50_intermediate,
    pfdena    => ARDUINO_IO(0),
    c0         => ARDUINO_IO(1),
    c1         => ARDUINO_IO(2),
    locked     => ARDUINO_IO(3)
  );

  clk1 : clk_ctrl
    port map (
      inc1k => CLOCK_50,
      outclk => c1k_50_intermediate
    );
end architecture;
```

Only required when the PLL is the only block
Not required for any of our designs


MAX10 PLL MegaWizard

- MegaFunction AltPLL – stand alone example




MAX10 PLL MegaWizard

- MegaFunction AltPLL – stand alone example 1



MAX10 PLL MegaWizard

- MegaFunction AltPLL – stand alone example 2



MAX10 PLL MegaWizard

- MegaFunction AltPLL – stand alone example 3

