
- Implementation Notes
 - Normally the Register file would only have Read_Data_1
 and Read_Data_2 outputs but because we want to see
 the internal register values you need to also have outputs
 for RegA, RegB, RegC, and RegD

```
entity reg_file is
   port (
                          in std_logic:
      i_clk :
                          in std_logic_vector(1 downto 0);
      i_reg1_addr :
                          in std_logic_vector(1 downto 0);
       i_reg2_addr
                          in std_logic_vector(1 downto 0);
       i_wreq_addr :
                          in std_logic_vector(7 downto 0);
       i_wreg_data :
       i_we_b:
                          in std_logic:
                          out std_logic_vector(7 downto 0);
out std_logic_vector(7 downto 0);
      o_reg1_data:
      o_reg2_data:
                          out std_logic_vector(7 downto 0);
      o_regA_data:
                          out std_logic_vector(7 downto 0);
      o_regB_data:
                          out std_logic_vector(7 downto 0);
      o_regC_data:
                          out std_logic_vector(7 downto 0)
      o_regD_data:
end entity;
```

- Implementation Notes
 - Create a sseg output block to do the conversion from binary to sseg display and place 6 of them in the DE10 top level design
 - Takes the nibble from the register and converts it to a sseg display value
 - 2 for each register value
 - See the DE10 RTL view later in the notes




- Instruction ROM
 - Mux based using VHDL Memories, slide 4
 - Add addresses to the constant section
 - Only the addresses you are using
 - Others go to NOP: x"F000"


Prog 3



Register File Simulation



ALU Simulation









Decoder Simulation



Processor RTL view



Processor Simulation



DE10 RTL view

