

NIOS Example


Last updated 7/20/23

NIOS Example

- NIOS II Embedded Design Suite
 - Configurable Processor
 - Selection of Peripherals
 - Eclipse based Board Support Package (BSP) for SW development

NIOS Example

- Basic NIOS System
 - Create a processor system to allow printing to the console




NIOS Example

- Basic NIOS System

HARDWARE


NIOS Example

- Create a new Quartus project
 - **Do not** select a Simulation Tool in EDA Tool Settings
- Open **Tools → Platform Designer**




NIOS Example

- Create NIOS System
 - Double Click on clk_0 - verify clk frequency = 50MHz



NIOS Example


- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f
 - No other changes for now



- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...

RAM

Size = 12,000 bytes




NIOS Example

- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel FPGA IP

<input checked="" type="checkbox"/>		reset1	Reset Input	Double-click to export	[clk1]
	<input type="checkbox"/>	jtag_uart_0	JTAG UART Intel FPGA IP	Double-click to export	unconnected
	<input type="checkbox"/>	clk	Clock Input	Double-click to export	[clk]
	<input type="checkbox"/>	reset	Reset Input	Double-click to export	[clk]
	<input type="checkbox"/>	avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
	<input type="checkbox"/>	irq	Interrupt Sender	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	timer_0	Interval Timer Intel FPGA IP	Double-click to export	unconnected
	<input checked="" type="checkbox"/>	clk	Clock Input	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	reset	Reset Input	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	irq	Interrupt Sender	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	sysid_qsys_0	System ID Peripheral Intel FPGA IP	Double-click to export	unconnected
	<input checked="" type="checkbox"/>	clk	Clock Input	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	reset	Reset Input	Double-click to export	[clk]
	<input checked="" type="checkbox"/>	control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]


NIOS Example

- Connect up basic NIOS system
 - NIOS Inputs



NIOS Example


- Connect up basic NIOS system
 - On-chip Memory



Connect to data and instruction masters


NIOS Example

- Connect up basic NIOS system
 - JTAG, Timer, SysID



NIOS Example

- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors
 - Open the NIOS Processor
 - Select **Vectors**
 - Select on-chip memory for Reset and Exception





NIOS Example

- Complete Basic System
 - Assign base addresses


• System → Assign Base Addresses

Assign Base Addresses



NIOS Example

- Create Basic System
 - Check for errors




A screenshot of a software interface showing a message log. The window title is "Messages". The log displays three info messages related to JTAG UART IP configuration and system ID assignment.

Type	Path	Message
Info	3 Info Messages	
Info	nios_basic.jtag_uart_0	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info	nios_basic.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info	nios_basic.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.

NIOS Example

- Create Basic System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - **Generate → Generate HDL**
 - The first time you generate you must delete the last directory in the path – **don't use the ‘..’**




Should point to your project directory

D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Basic


NIOS Example

- Create Basic System
 - Add the .qip file to the project



NIOS Example

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design (nios_basic_de10.vhdl)
 - In Platform Designer: [Generate](#) → [Show Instantiation Template](#)



NIOS Example

- Create DE10 Design
 - Instantiate into a VHDL file

```
-- nios_basic_de10.vhd1
-- by: johnsontimoj
-- created: 8/17/2018
-- version: 0.0

-- Basic NIOS example
-- no I/O pins

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity nios_basic_de10 is
  port(
    CLOCK_50 :      in std_logic
  );
end entity;
```

Instantiation template component

```
architecture hardware of nios_basic_de10 is
  -- no signals

  component nios_basic is
    port (
      clk_clk      : in std_logic := 'X'; -- clk
      reset_reset_n : in std_logic := 'X' -- reset_n
    );
  end component nios_basic;

begin
  u0 : component nios_basic
    port map (
      clk_clk      => CLOCK_50,           -- clk
      reset_reset_n => '1'                -- reset.reset_n
    );
end architecture;
```



Instantiation template instance
mapped to DE10 qsf pin aliases

NIOS Example

- Create DE10 Design
 - Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDC file for timing analysis
 - Be sure to set your top level entity
 - Start Compilation


NIOS Example

- ## • Create DE10 Design



NIOS Example

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - **DO NOT CLOSE** either of these windows



NIOS Example

- Basic NIOS System


SOFTWARE

NIOS Example

- Create Eclipse System
 - Open NIOSII software
 - [Tools → NIOSII Software Build Tools for Eclipse](#)
 - Select the project directory for the workspace
 - Create the BSP
 - [File → New → NIOSII Application and BSP from template](#)
 - Select the SOPCinfo file in the project directory
 - Provide a name for the sw project (I use ‘project_name_sw’)
 - [Blank Project](#)
 - Edit the BSP
 - Right click on the BSP, [NIOS II → BSP Editor](#)
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
 - Generate the BSP (bottom of window)

NIOS Example

- Create Eclipse System
 - Create program
 - Right click on the project directory and choose **New → c source file**



NIOS Example

- Create Eclipse System
 - Create program
 - Type in the program

The screenshot shows the Eclipse IDE interface. On the left, the 'Project Explorer' view displays a project named 'nios_basic_sw'. This project contains several files and folders: 'Binaries', 'Includes', 'obj', 'hello_world.c', 'nios_basic_sw.elf - [alteranios2/le]', 'create-this-app', 'Makefile', 'nios_basic_sw.map', 'nios_basic_sw.objdump', and 'readme.txt'. A sub-project 'nios_basic_sw_bsp [nios_basic]' is also listed. On the right, the main editor window is open with the file 'hello_world.c'. The code is as follows:

```
2+ * hello_world.c
3+
4+
5+ #include <stdio.h>
6+
7+ int main(){
8+     printf("hello from NIOS II\n");
9+
10+    return 0;
11+
12+ }
```

NIOS Example

- Create Eclipse System
 - Compile and run the software
 - Select the code file (hello_world.c)
 - Project → Build Project
 - Right Click on the project → run as → Nios II Hardware

