

NIOS Example


Last updated 7/20/23

NIOS Example

- NIOS II Embedded Design Suite
 - Configurable Processor
 - Selection of Peripherals
 - Eclipse based Board Support Package (BSP) for SW development

NIOS Example

- Basic NIOS System
 - Create a processor system to allow printing to the console




NIOS Example

- Basic NIOS System

HARDWARE


NIOS Example

- Create a new Quartus project
 - **Do not** select a Simulation Tool in EDA Tool Settings
- Open **Tools** → **Platform Designer**



NIOS Example

- Create NIOS System
 - Double Click on clk_0 - verify clk frequency = 50MHz



NIOS Example

- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f
 - No other changes for now

<input type="checkbox"/>	clk_reset	Reset Output	Double-click to export		
<input checked="" type="checkbox"/>	nios2_gen2_0	Nios II Processor			
<input type="checkbox"/>	clk	Clock Input	Double-click to export	unconnected	
<input type="checkbox"/>	reset	Reset Input	Double-click to export	[clk]	
<input type="checkbox"/>	data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
<input type="checkbox"/>	instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
<input type="checkbox"/>	irq	Interrupt Receiver	Double-click to export	[clk]	
<input type="checkbox"/>	debug_reset_request	Reset Output	Double-click to export	[clk]	
<input type="checkbox"/>	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x08
<input type="checkbox"/>	custom_instruction_m...	Custom Instruction Master	Double-click to export		

- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...

RAM

Size = 12,000 bytes

<input type="checkbox"/>	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x08
<input type="checkbox"/>	custom_instruction_m...	Custom Instruction Master	Double-click to export		
<input checked="" type="checkbox"/>	onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...			
<input type="checkbox"/>	clk1	Clock Input	Double-click to export	unconnected	
<input type="checkbox"/>	s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	
<input type="checkbox"/>	reset1	Reset Input	Double-click to export	[clk1]	


NIOS Example

- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel FPGA IP

<input checked="" type="checkbox"/>		reset1	Reset Input	<i>Double-click to export</i>	[clk1]
<input checked="" type="checkbox"/>		jtag_uart_0 clk reset avalon_jtag_slave irq	JTAG UART Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	unconnected [clk] [clk] [clk]
<input checked="" type="checkbox"/>		timer_0 clk reset s1 irq	Interval Timer Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	unconnected [clk] [clk] [clk]
<input checked="" type="checkbox"/>		sysid_qsys_0 clk reset control_slave	System ID Peripheral Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	unconnected [clk] [clk]


NIOS Example

- Connect up basic NIOS system
 - NIOS Inputs



NIOS Example


- Connect up basic NIOS system
 - On-chip Memory



Connect to data and instruction masters

NIOS Example

- Connect up basic NIOS system
 - JTAG, Timer, SysID




Connect to data master

Assign Priorities

NIOS Example


- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors
 - Open the NIOS Processor
 - Select **Vectors**
 - Select on-chip memory for Reset and Exception



NIOS Example

- Complete Basic System
 - Assign base addresses
 - System → Assign Base Addresses


Assign Base Addresses



Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags
<input checked="" type="checkbox"/>		clk_0	Clock Source						
		clk_in	Clock Input	clk	exported				
		clk_in_reset	Reset Input	reset					
		clk	Clock Output	clk_0					
		clk_reset	Reset Output	reset					
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Processor						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		data_master	Avalon Memory Mapped Master	clk_0					
		instruction_master	Avalon Memory Mapped Master	clk_0					
		irq	Interrupt Receiver	clk_0				IRQ 0	IRQ 31
		debug_reset_request	Reset Output	clk_0					
		debug_mem_slave	Avalon Memory Mapped Slave	clk_0		#f 0x0001_0800	0x0001_0fff		
		custom_instruction_m...	Custom Instruction Master	clk_0					
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...						
		clk1	Clock Input	clk_0					
		s1	Avalon Memory Mapped Slave	clk_0		#f 0x0000_8000	0x0000_cfff		
		reset1	Reset Input	clk_0					
<input checked="" type="checkbox"/>		jtag_uart_0	JTAG UART Intel FPGA IP						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		avalon_jtag_slave	Avalon Memory Mapped Slave	clk_0		#f 0x0001_1028	0x0001_102f		
		irq	Interrupt Sender	clk_0					
<input checked="" type="checkbox"/>		timer_0	Interval Timer Intel FPGA IP						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		s1	Avalon Memory Mapped Slave	clk_0		#f 0x0001_1000	0x0001_101f		
		irq	Interrupt Sender	clk_0					
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP						
		clk	Clock Input	clk_0					
		reset	Reset Input	reset					
		control_slave	Avalon Memory Mapped Slave	clk_0		#f 0x0001_1020	0x0001_1027		

NIOS Example

- Create Basic System
- Check for errors




The screenshot shows a software interface with a 'Messages' window. At the top, there is a 'Current filter:' section. Below it, the 'Messages' window is open, displaying a table with three columns: 'Type', 'Path', and 'Message'. The table contains three rows of information messages, each with an information icon (i) in the 'Type' column.

Type	Path	Message
3 Info Messages		
i	<code>nios_basic.jtag_uart_0</code>	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
i	<code>nios_basic.sysid_qsys_0</code>	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
i	<code>nios_basic.sysid_qsys_0</code>	Time stamp will be automatically updated when this component is generated.

NIOS Example

- Create Basic System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - **Generate** → **Generate HDL**
 - The first time you generate you must delete the last directory in the path – **don't use the '...'**




Should point to your project directory

D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Basic


NIOS Example

- Create Basic System
 - Add the .qip file to the project



NIOS Example

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design (nios_basic_de10.vhdl)
 - In Platform Designer: **Generate** → **Show Instantiation Template**



Instantiation Template

You can copy the example HDL below to declare an instance of **nios_basic**.

HDL Language:

Example HDL

```
component nios_basic is
  port (
    clk_clk      : in std_logic := 'X'; -- clk
    reset_reset_n : in std_logic := 'X' -- reset_n
  );
end component nios_basic;

u0 : component nios_basic
  port map (
    clk_clk      => CONNECTED_TO_clk_clk,      -- clk.clk
    reset_reset_n => CONNECTED_TO_reset_reset_n -- reset.reset_n
  );
```

NIOS Example

- Create DE10 Design
 - Instantiate into a VHDL file

Instantiation template component

```
-----
-- nios_basic_de10.vhdl
-- by: johnsontimoj
-- created: 8/17/2018
-- version: 0.0
-----
-- Basic NIOS example
-- no I/O pins
-----

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity nios_basic_de10 is
  port(
    CLOCK_50 : in std_logic
  );
end entity;
```

```
architecture hardware of nios_basic_de10 is
  --
  -- no signals
  component nios_basic is
    port (
      clk_clk      : in std_logic := 'X'; -- clk
      reset_reset_n : in std_logic := 'X' -- reset_n
    );
  end component nios_basic;
begin
  u0 : component nios_basic
    port map (
      clk_clk      => CLOCK_50,      -- clk.clk
      reset_reset_n => '1'          -- reset.reset_n
    );
end architecture;
```


Instantiation template instance mapped to DE10 qsf pin aliases

NIOS Example

- Create DE10 Design
- Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDC file for timing analysis
- Be sure to set your top level entity
- Start Compilation

NIOS Example

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - **DO NOT CLOSE** either of these windows



NIOS Example

- Basic NIOS System


SOFTWARE

NIOS Example

- Create Eclipse System
 - Open NIOSII software
 - [Tools](#) → [NIOSII Software Build Tools for Eclipse](#)
 - Select the project directory for the workspace
 - Create the BSP
 - [File](#) → [New](#) → [NIOSII Application and BSP from template](#)
 - Select the SOPCinfo file in the project directory
 - Provide a name for the sw project (I use 'project_name_sw')
 - [Blank Project](#)
 - Edit the BSP
 - Right click on the BSP, [NIOS II](#) → [BSP Editor](#)
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
 - Generate the BSP (bottom of window)


NIOS Example

- Create Eclipse System
 - Create program
 - Right click on the project directory and choose **New** → **c source file**



NIOS Example

- Create Eclipse System
 - Create program
 - Type in the program



The screenshot shows the Eclipse IDE interface. On the left is the Project Explorer showing a project named 'nios_basic_sw' with various sub-projects and files. On the right is the Code Editor showing the source code for 'hello_world.c'.

```
Project Explorer X
[nios_basic_sw]
├── Binaries
├── Includes
├── obj
├── hello_world.c
├── nios_basic_sw.elf - [alternios2/le]
│   ├── create-this-app
│   ├── Makefile
│   ├── nios_basic_sw.map
│   ├── nios_basic_sw.objdump
│   └── readme.txt
└── nios_basic_sw_bsp [nios_basic]

hello_world.c X
2+ * hello_world.c
7 #include <stdio.h>
8
9- int main() {
10     printf("hello from NIOS II\n");
11
12     return 0;
13 }
14
15
```

NIOS Example

- Create Eclipse System
 - Compile and run the software
 - Select the code file (hello_world.c)
 - Project → Build Project
 - Right Click on the project → run as → Nios II Hardware

