Last updated 7/20/23

- NIOS II Embedded Design Suite
 - Configurable Processor
 - Selection of Peripherals
 - Eclipse based Board Support Package (BSP) for SW development

- Basic NIOS System
 - Create a processor system to allow printing to the console



Basic NIOS System

HARDWARE

- Create a new Quartus project
 - Do not select a Simulation Tool in EDA Tool Settings

Open Tools → Platform Designer

Platform Designer - unsaved.qsys* (D:\G	iDrive\/	MSOE\	19_Q1_EE	8921\Projects\NIOS_Pixel\u	nsaved.qsys)			- 0	I X
<u>File Edit System Generate View Tools H</u>	elp								
TR Catalog 🕺 🚽 🗖	•	Svetem	Contente	Address Man X	Interconnect Dequiremente				-
	+	oyocciii		Address Hup to	and connect requirements to				
🔍 🗙 🔯			Sy Sy	stem: unsaved					
Project	1.	Use	Conn	Name	Description	Export	Clock	Base	
New Component				⊟ clk_0	Clock Source				
Library	\times		D-	dk_in	Clock Input	clk	exported		
⊕-DSP	P			ck_in_reset	Reset Input	reset			
Interface Protocols	X			cik recet	Peret Output	Double-click to export	CK_U		
Low Power Memory Interfaces and Controllers				Ch_reset	Acaet output	DOUDL CICK LO CAPOL			
Processors and Peripherals									
Osys Interconnect	×.								
Tri-State Components									
lie)-University Program									
New Edit									
🧏 Hieri 🛛 Device F 🖾 💶 🗗 🗖									
unsaved [unsaved.qsys*]									
i∰ • ➡ dk									
i⊞∎ dk 0									
		<							>
		ole, et	. – –	Current filter					
		14.1		Current niter:					
	X:	Messag	es 🕅						
	Тур	e	Path	Message					
0 Errors, 0 Warnings								Generate HDL	Finish
	_								

- Create NIOS System
 - Double Click on clk_0 verify clk frequency = 50MHz

A Qsys - unsaved.qsys* (D:\GDrive <u>File Edit System Generate View Ic</u>	NSOE\18_Q1_EE	3921\Projects\NIO	51\unsaved.qsys)		- 🗆 X
TP Catalog 🛛 _ 🗗	System Conten	Address Map	Interconnect Requi	- đ 🗆	Parameters 🕸 – 🗗 🗖 System: unsaved Path: clk_0
New Component Library Basic Functions D-Interface Protocols Low Power Hemory Interfaces and Controlle Processors and Peripherals Q-sys Interconnect University Program New Edit Add New Edit Masaved [unsaved.gsys*] reset © © © © © © © © © © © © © © © © © © ©	Vise Con Use Con Control Control Contr	Name Calk_in Calk_i	Description Clock Input Reset Input Clock Output Reset Output	Expor	Clock Source Details
0 Errors, 0 Warnings					Generate HDL Finish

- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f
 - No other changes for now

2		II		dk_reset	Reset Output	Double-click to export			
	\checkmark			🗏 🛄 nios2_gen2_0	Nios II Processor				
		6	\rightarrow	clk	Clock Input	Double-click to export	unconnected		
z			$\rightarrow \rightarrow$	reset	Reset Input	Double-click to export	[dk]		
				data_master	Avalon Memory Mapped Master	Double-click to export	[dk]		
				instruction_master	Avalon Memory Mapped Master	Double-click to export	[dk]		
			$\times \longrightarrow$	irg	Interrupt Receiver	Double-click to export	[dk]		
			\sim	debug_reset_request	Reset Output	Double-click to export	[dk]		
		∣ ♦♦	\longrightarrow	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[dk]	e l	0x08
			×—	custom_instruction_m	Custom Instruction Master	Double-click to export			

- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...
 - RAM Size = 12,000 bytes

		•	+	\rightarrow	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	шî –	0x08
					custom_instruction_m	Custom Instruction Master	Double-click to export			
\checkmark					onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel				
	6			\rightarrow	clk1	Clock Input	Double-click to export	unconnected		
		0		\rightarrow	s1	Avalon Memory Mapped Slave	Double-click to export	[clk1]	÷.	
	<	<u> </u>		$ \longrightarrow $	reset1	Reset Input	Double-click to export	[clk1]		

- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel
 FPGA IP

	$ \diamond + + \diamond \rightarrow$	reset1	Reset Input	Double-click to export	[clk1]
\checkmark		🖃 jtag_uart_0	JTAG UART Intel FPGA IP		
	\diamond \rightarrow \rightarrow	dk	Clock Input	Double-click to export	unconnected
	$ \diamond + + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[clk]
	$ \phi \phi \rightarrow$	avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
		irq	Interrupt Sender	Double-click to export	[clk]
\checkmark		🖃 timer_0	Interval Timer Intel FPGA IP		
	\diamond \rightarrow \rightarrow	dk	Clock Input	Double-click to export	unconnected
	$ \diamond + + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[clk]
	$ \diamond \diamond \rightarrow \rightarrow$	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
		irq	Interrupt Sender	Double-click to export	[clk]
\checkmark		sysid_qsys_0	System ID Peripheral Intel FPGA IP		
	$ \diamond \rightarrow$	dk	Clock Input	Double-click to export	unconnected
	$ \diamond + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[clk]
		control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]

- Connect up basic NIOS system
 - NIOS Inputs



- Connect up basic NIOS system
 - On-chip Memory



Connect to data and instruction masters

- Connect up basic NIOS system
 - JTAG, Timer, SysID



Connect to data master

Assign Priorities

- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors
 - Open the NIOS Processor
 - Select Vectors
 - Select on-chip memory for Reset and Exception

Nios II Processor altera_nios2_gen2	Details
	^
Main Vectors Caches and Memory Inter	faces Arithmetic Instructions MMU and MP
Reset Vector	
Reset vector memory:	lonchip_memory2_0.s1
Reset vector offset:	0x0000000
Reset vector:	0x0000000
Exception Vector	
Exception vector memory:	ionchip_memory2_0.s1 v
Exception vector offset:	0x0000020
Exception vector:	0x00000020
Fast TLB Miss Exception Vector	
Fast TLB Miss Exception vector memory:	None
Fast TLB Miss Exception vector offset:	0x00000000
Fast TLB Miss Exception vector:	0x0000000

- Complete Basic System
 - Assign base addresses
 - System → Assign Base Addresses

Assign Base Addresses



	-	-				_			-
se.	Connections	Name	Description	Export	Clock	Base	End	IRQ	Та
/		⊟ clk_0	Clock Source						
	머	dk_in	Clock Input	clk	exported				
		dk_in_reset	Reset Input	reset					
		clk	Clock Output	Double-click to export	clk_0				
		dk_reset	Reset Output	Double-click to export					
/		□ 🗓 nios2_gen2_0	Nios II Processor						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
		data_master	Avalon Memory Mapped Master	Double-click to export	[clk]				
		instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]				
		irq	Interrupt Receiver	Double-click to export	[clk]	IRQ	0 IRQ 31	ι κη	
		debug_reset_request	Reset Output	Double-click to export	[clk]				
	• •	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x0001_0fff		
	×—<	custom_instruction_m	Custom Instruction Master	Double-click to export					
\sim		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel						
	♦ 	dk1	Clock Input	Double-click to export	clk_0				
	• •	s1	Avalon Memory Mapped Slave	Double-click to export	[dk1]		0x0000_cfff		
	+ + + + +	reset1	Reset Input	Double-click to export	[clk1]				
2		⊡ jtag_uart_0	JTAG UART Intel FPGA IP						
	♦ 	clk	Clock Input	Double-click to export	clk_0				
	+ + + + +	reset	Reset Input	Double-click to export	[clk]				
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x0001_102f		
		irq	Interrupt Sender	Double-click to export	[clk]			16	<u> </u>
\sim		⊡ timer_0	Interval Timer Intel FPGA IP						
	♦	clk	Clock Input	Double-click to export	clk_0				
	+ + + +	reset	Reset Input	Double-click to export	[clk]				
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	<pre></pre>	0x0001_101f		
		irq	Interrupt Sender	Double-click to export	[clk]			├ 1	
\checkmark		sysid_qsys_0	System ID Peripheral Intel FPGA IP						
		clk	Clock Input	Double-click to export	clk_0				
		reset	Reset Input	Double-click to export	[clk]				
	$ \bullet \bullet \longrightarrow$	control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]		0x0001_1027		

- Create Basic System
 - Check for errors

ft wn	🌱 🐺 Current filter:	
X= Messages		
Туре	Path	Message
-	3 Info Messages	
	nios_basic.jtag_uart_0	JTAG UART IP input dock need to be at least double (2x) the operating frequency of JTAG TCK on board
	nios_basic.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
	nios_basic.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.

- Create Basic System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - Generate → Generate HDL
 - The first time you generate you must delete the last directory in the path – don't use the '...'

Se Generation X	
	Should point to your project directory
Output Directory Path: D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Basic/nios_Basic	D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Basic
Generate Cancel	

- Create Basic System
 - Add the .qip file to the project





You have created an IP Variation in the file D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_Basic/nios_basic.qsys.

To add this IP to your Quartus project, you must manually add the .qip and .sip files after generating the IP core.

The .qip will be located in <generation_directory>/synthesis/nios_basic.qip

The .sip will be located in <generation_directory>/simulation/nios_basic.sip



Х

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design (nios_basic_de10.vhdl)
 - In Platform Designer: Generate → Show Instantiation Template

A Instantiation Template	×
You can copy the example HDL below to declare an instance of nios_basic	-
HDL Language: VHDL ~	
Example HDL	
<pre>component nios_basic is port (</pre>	
Copy Close	9

17

- Create DE10 Design
 - Instantiate into a VHDL file

```
nios_basic_de10.vhdl
    by: johnsontimoj
   created: 8/17/2018
   version: 0.0
   Basic NIOS example
   no I/O pins
library ieee;
use ieee std_logic_1164.all;
use ieee.numeric_std.all;
entity nios_basic_de10 is
   port(
      CLOCK_50 : in std_logic
   ):
end entity;
```

```
architecture hardware of nios_basic_de10 i
   -- no signals
    component nios_basic is
        port (
            clk_clk : in std_logic := 'X'; -- clk
reset_reset_n : in std_logic := 'X' -- reset_n
        ):
    end component nios_basic;
begin
    u0 : component nios_basic
        port map (
                          => CLOCK_50,
            clk_clk
                                               -- clk.clk
            reset_reset_n => '1'
                                                - reset.reset n
        ):
 end architecture;
                Instantiation template instance
                mapped to DE10 qsf pin aliases
```

Instantiation template component

- Create DE10 Design
 - Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDC file for timing analysis
 - Be sure to set your top level entity
 - Start Compilation

© tj

Create DE10 Design





- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - DO NOT CLOSE either of these windows

Programmer - D:/0	GDrive/MSOE/19_Q1_EE392	21/Projects/NIOS_Bas	ic/nios_basic - r	nios_basic - [nio	s_basic_time_li	mited	_		Contract of the second second	
<u>F</u> ile <u>E</u> dit <u>V</u> iew F	Processing Tools Win	dow <u>H</u> elp				Sea	rch altera.co	om 🔮		
						_				
🚔 Hardware Setup	. USB-Blaster [USB-0]	Mode:	JTAG	v	Progress:	1	00% (Succe	essful)		
Enable real time IS	D to allow background pr		ilabla						The second second second	
Enable real-time is	se to allow background pro	ogramming when ava	inable							
b.₩n = + +	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine		
™ Start					Configure		Check			
■ ¹ Stop	output_files/nios_basi	10M50DAF484	004CB528	004CB528	\checkmark					
Auto Detect										
00 / dito better										
🗶 Delete									and the second second second	
Add File										
Change File	<									
Save File										
Add Device	•	· .							OpenCore Plus Status	×
1 ¹⁰ Lip	TDI									
т – op								CI	ck Cancel to stop using Oper	Coro Plus IP
^{‡™} Down	•							C	ck cancel to stop using Oper	Core Plus IP.
	10M50DAF TDO	484								
	+								Time remaining: un	limited
									Cancel	
					-			1.1.1	the state of the s	

Basic NIOS System

SOFTWARE

- Create Eclipse System
 - Open NIOSII software
 - Tools → NIOSII Software Build Tools for Eclipse
 - Select the project directory for the workspace
 - Create the BSP
 - File → New → NIOSII Application and BSP from template
 - Select the SOPCinfo file in the project directory
 - Provide a name for the sw project (I use 'project_name_sw')
 - Blank Project
 - Edit the BSP
 - Right click on the BSP, NIOS II → BSP Editor
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
 - Generate the BSP (bottom of window)

- Create Eclipse System
 - Create program
 - Right click on the project directory and choose

New \rightarrow c source file

New Source	e File	_		×			
Source File							
Create a new s	source file.		C				
Source folder:	nios basic sw		Browse.				
Source file:	hello world.c						
 Template:	Default C source template	~	Configur	e			
	be sure to add the	vvv c ovto	ncion				
	to the file name		151011				
?		<u>F</u> inish	Cancel				
	- The second sec						

- Create Eclipse System
 - Create program
 - Type in the program



- Create Eclipse System
 - Compile and run the software
 - Select the code file (hello_world.c)
 - Project → Build Project
 - Right Click on the project \rightarrow run as \rightarrow Nios II Hardware

	· ☆ • 0 • 0 • 1 = = = 0 0 √ • 3 ≎ 2 • 2 • 5 ≎ • 5 • =	Quick A	Access	D Nios II	and the second sec
Project Explorer Image: Constraint of the second	<pre>@ helo_world c N * "Hello World" example.[#include <stdio.h> int main()</stdio.h></pre>	Problem nios_basic_su hello fro	Se Outline 23 Se Outline 23 Se Provide Statich main0 : int Task w Nios II Hard om NIOS I	s E Jware	Console 🛗 Nios II Console 🛛 🔲 Propertie configuration - cable: USB-Blaster on localhost [USB-4
	Problems @ Tasks @ Console @ Nos # onsole 12 Properties Sind 1 Nos II Haddart to Egration - colle: UB # for on locahost [UB#-0] device ID: 1 Instance II Hello from Nice 11!	: 0 name: jtaguart_0			