Last updated 7/20/23

- NIOS II Embedded Design Suite
 - Configurable Processor
 - Selection of Peripherals
 - Eclipse based Board Support Package (BSP) for SW development

- NIOS I/O System
 - Create a processor system to display a count on LEDs with switch control for up/dn, pause



- Create a new Quartus project
 - Do not select a Simulation Tool in EDA Tool Settings

Open Tools → Platform Designer

🕹 Platform Designer - unsaved.qsys* (D:\GB	Drive\MSOE	\19_Q1_EE3921\Projects\NIOS_Pix	el\unsaved.qsys)			- C	ı x
<u>File Edit System Generate View Tools He</u>	elp						
💾 IP Catalog 🛛 🔤 🚽 🗖	1 System	n Contents 💠 Address Map	Interconnect Requirements	8			
		System: unsaved					
× 🕺		System andrea			-	_	
Project	Use	Conn Name	Description	Export	Clock	base	
Library		E cik_0	Clock Source	dk	exported		
Basic Functions		D- dk_in_reset	Reset Input	reset	Caporteo		
Interface Protocols	<u> </u>	× ck	Clock Output	Double-click to export	dk_0		
B-Low Power		X ck_reset	Reset Output	Double-click to export			
Memory Interfaces and Controllers	Ţ						
Osys Interconnect	x						
Tri-State Components							
Oniversity Program							
New Edit + Add							
🎼 Hieri 🛛 Device F 🖄 🔔 📑 🗖							
unsaved [unsaved.gsys*]							
🗈 🖿 dk							
⊞-∎ reset ⊪-∎≣rdk 0							
	<						>
	n f	t 👻 🗑 Current filter:					
	GE Messa	ges 🛛					
	Туре	Path Message					
0 Errors, 0 Warnings						Generate HDL	. Finish
	_						

- Create NIOS System
 - Double Click on clk_0 verify clk frequency = 50MHz



- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f

			dk_reset	Reset Output	Double-click to export		
		E	🗉 🛄 nios2_gen2_0	Nios II Processor			
6		\rightarrow	clk	Clock Input	Double-click to export	unconnected	
<	\${	\rightarrow	reset	Reset Input	Double-click to export	[clk]	
			data_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
			instruction_master	Avalon Memory Mapped Master	Double-click to export	[clk]	
	×	\rightarrow	irq	Interrupt Receiver	Double-click to export	[clk]	
			debug_reset_request	Reset Output	Double-click to export	[clk]	
		\rightarrow	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	
	×-		custom_instruction_m	Custom Instruction Master	Double-click to export		
				1		· ·	

- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...

RAM Size = 20,000 bytes

••	\rightarrow	debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export	[dk]	ŵ (0x08
×-		custom_instruction_m	Custom Instruction Master	Double-click to export			
	E	onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel				
¢	\rightarrow	dk1	Clock Input	Double-click to export	unconnected		
	\rightarrow	s1	Avalon Memory Mapped Slave	Double-click to export	[dk1]	ef.	
↓↓	\rightarrow	reset1	Reset Input	Double-click to export	[dk1]		

- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel FPGA IP

		$ \diamond + + \diamond \longrightarrow$	reset1	Reset Input	Double-click to export	[dk1]
	\checkmark		🖃 jtag_uart_0	JTAG UART Intel FPGA IP		
		$ \diamond$ $ $ $ $ $ $ $ $ \rightarrow	clk	Clock Input	Double-click to export	unconnected
		$ \diamond + + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[clk]
		$ \diamond \diamond \rightarrow \rightarrow$	avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]
			irq	Interrupt Sender	Double-click to export	[clk]
	\checkmark		⊡ timer_0	Interval Timer Intel FPGA IP		
		\diamond \rightarrow \rightarrow	dk	Clock Input	Double-click to export	unconnected
		$ \diamond + + \diamond \rightarrow$	reset	Reset Input	Double-click to export	[clk]
		$ \diamond \diamond + \rightarrow$	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]
			irq	Interrupt Sender	Double-click to export	[clk]
	\checkmark		sysid_qsys_0	System ID Peripheral Intel FPGA IP		
		\diamond \rightarrow \rightarrow	dk	Clock Input	Double-click to export	unconnected
		$ \diamond \rightarrow \rightarrow$	reset	Reset Input	Double-click to export	[clk]
-		$\phi \rightarrow \phi \longrightarrow \phi$	control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]

- Connect up NIOS I/O
 - NIOS Inputs



Connect up NIOS I/O

On-chip Memory



Connect to data and instruction masters

Connect up NIOS I/O

• JTAG, Timer, SysID



Connect to data master

Assign Priorities

- Connect up NIOS I/O
 - Assign the NIOS II Reset and Exception vectors
 - Open the NIOS Processor
 - Select Vectors
 - Select on-chip memory for Reset and Exception

Nios II Processor Itera_nios2_gen2	Details	
		~
Main Vectors Caches and Memory Inter	faces Arithmetic Instructions MMU and MP	
* Reset Vector		
Reset vector memory:	lonchip_memory2_0.s1 VI	
Reset vector offset:	0x0000000	
Reset vector:	0x0000000	
Exception Vector		
Exception vector memory:	Ionchip_memory2_0.s1	
Exception vector offset:	0x00000020	
Exception vector:	0x00000020	
* Fast TLB Miss Exception Vector		
Fast TLB Miss Exception vector memory:	None	
Fast TLB Miss Exception vector offset:	0x00000000	
Fast TLB Miss Exception vector:	0x00000000	

- Customize System
 - Create LED output
 - IP Catalog → Library → Processors and Peripherals → Peripherals → PIO (Parallel I/O)



- Customize System
 - Create LED output
 - Set 8 bit, select output

- Customize System
 - Hookup LED output



- Customize System
 - Hookup LED output



Connect to data master

Double click to export

Makes the connection visible outside the system

- Customize System
 - Create switch inputs
 - IP Catalog → Library → Processors and Peripherals → Peripherals → PIO (Parallel I/O)



- Customize System
 - Create switch inputs
 - Set 2 bit, select input

PIO (Parallel I/O) Intel FPGA IP - pio_0		<
PIO (Parallel I/O) Intel FPGA IP	Documentation	
PIO (Parallel I/O) Intel FPGA IP pio_0 PIO (Parallel I/O) Intel FPGA IP Plock Diagram Show signals Image: system signal Image: system signal	Documentation Basic Settings Weth (1-32 bits) Direction: Direction: Direction: Direction: Output Brout Documentation Output Register Documentation Output Register Data Documentation Documentation Output Register Data Documentation Documentation Dut Documentation Output Register Documentation Documentation Documentation Direction: Documentation: Documentatio	
Info: pio_0: PIO inputs are not hardwired in test bench. Undefin	et values will be read from PIO inputs during simulation.	
	Cancel Finish	

Customize System

Hookup switch input



- Customize System
 - Hookup switch input

Connect to data master

Double click to export

Makes the connection visible outside the system

- Complete Custom System
 - Assign base addresses
 - System → Assign Base Addresses

Use	Connections	Name	Description	Export	Clock	Base	End	
		Clk_0	Clock Source	alla	and a second			
	0	C ok_in	Depart Input	Cik	exported			
		C OK_INJESEC	Cleak Output	Daukla alials to average				
			Depart Output	Double-click to export	cik_u			
		C D D aire 2 ann 2 0	Neset Output	Double-click to export				
\bowtie		e eg mosz_genz_o	Clock Input	Doublo click to ovport	dlk 0			
			Baset Isput	Double-click to export	CIK_U			
		data master	Auslee Memory Manad Master	Double-click to export	[CIK]			
		instruction master	Avalor Memory Mapped Master	Double-click to export	[Cik]			
		insu ucuun jinaster	Interrupt Receiver	Double-click to export	[CIK]		TRO O	TRO
		debug recet request	Pagat Output	Double-click to export	[cik]		182 0	180
		debug mem dave	Avalon Memory Manned Clave	Double-click to export	Call I	0	0	
		debug_item_slave	Avaion Memory Mapped Stave	Double-click to export	[Cik]	0x8800	ONSILL	
		custom_instruction_in.	On Chin Memory (DAM on DOM) Intel	Double-click to export				
\bowtie		dk1	Clock Input	Doublo, click to ovport	dlk 0			
			Auslan Memory Manned Claus	Double-click to export	Cik_U		0.000	
		> SI	Reset Input	Double-click to export	[CK1]	0004000	Uxtedi	
	The second secon	Feseti	TTAC LIADT Intel EDCA ID	Double-click to export	[CK1]			
\mathbb{M}			Clock Input	Double-click to avport	clk 0			
			Depart Input	Double-click to export	CIK_U			
		> reset	Aurilan Manager Manager Clause	Double-click to export	[CK]		0.00046	
		avaluri_itay_slave	Interrupt Conder	Double-click to export	[CIK]	0x9048	OXSOAL	
	Ť		Interrupt Serber	Double-click to export	[Cik]			
\mathbb{N}		e unier_o	Clock Input	Double click to expert	clk 0			
			Depart Input	Double-click to export	CIK_U			
		> reset	Aurilan Manager Manager Clause	Double-click to export	[UK]	0.0000	0.0016	
		51	Avaion Memory Mapped Slave	Double-click to export	[CIK]	0x9000	089011	
		nd n	Interrupt sender	Double-click to export	[CIK]			
\bowtie		i sysia_qsys_u	System ID Peripheral Intel PPGA IP	Daubla alialata aurante				
		UK	Deept legut	Double-click to export	CIK_U			
		> reset	Reset Input	Double-click to export	[CK]	0.0.0040	0.0048	
	, i i i i i i i i i i i i i i i i i i i	control_slave	Avaion Memory Mapped Slave	Double-click to export	[CIK]	= 0x9040	03:9047	
\bowtie		e ied_pio	Clash Teach	Daubla stielete eurost				
			Llock Input	Double-click to export	CIK_U			
		→ reset	Reset Input	Double-click to export	[CIK]			
		51	Avaion Memory Mapped Slave	vouble-click to export	[clk]	= 0x9030	0x903f	
		external_connection	Conduit	led_pio_external_conne.	-			
М		Sw_pio	PIO (Paratel I/O) Intel FPGA IP					
		dk .	LIOCK INPUT	vouble-click to export	cik_0			
	•	reset	Reset Input	Vouble-click to export	[dk]			
	• •	s1	Avalon Memory Mapped Slave	Double-click to export	[dk]	= 0x9020	0x902f	
	1	→ Of external_connection	Conduit	sw_pio_external_conne	-	1	1	

20

Create Custom System

Check for errors

A Bes	sages 🛛	
Туре	Path	Message
-1	4 Info Messages	
	nios_pio.jtag_uart_0	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on bo
	nios_pio.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
	nios_pio.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.
	nios_pio.pio_0	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simul

ELE

- Create Basic System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - Generate → Generate HDL
 - The first time you generate you must delete the last directory in the path – don't use the '...'

Generation (Should point to your project directory D:/gDrive/MSOE/19_Q1_EE3921/Projects/NIOS_IO
Generate Cancel	© ti

- Create Custom System
 - Add the .qip file to the project

🕥 Quartus Prime

You have created an IP Variation in the file D:/GDrive/MSOE/19_Q1_EE3921/Projects/NIOS_IO/nios_pio.qsys.

To add this IP to your Quartus project, you must manually add the .qip and .sip files after generating the IP core.

The .qip will be located in <generation_directory>/synthesis/nios_pio.qip

The .sip will be located in <generation_directory>/simulation/nios_pio.sip

 \times

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design
 - In Platform Designer: Generate → Show Instantiation Template
 - Copy and Paste into the new design where appropriate

```
component nios pio is
  port (
                      : in std logic := 'X';
    clk clk
                                                         -- clk
   led pio external connection export : out std logic vector(7 downto 0);
                                                                                -- export
                           : in std logic := 'X';
                                                             -- reset n
    reset reset n
   sw pio external connection export : in std logic vector(1 downto 0) := (others => 'X') -- export
  );
end component nios_pio;
u0 : component nios_pio
  port map (
    clk clk
                        => CONNECTED TO clk clk,
                                                                             clk.clk
   led_pio_external_connection_export => CONNECTED_TO_led_pio_external_connection_export, -- led_pio_external_connection.export
                           => CONNECTED TO reset reset n,
    reset reset n
                                                                    --
                                                                                    reset.reset n
   sw_pio_external_connection_export => CONNECTED_TO_sw_pio_external_connection_export -- sw_pio_external_connection.export
  );
```

© tj

- Create DE10 Design
 - Instantiate into a VHDL file

```
-- nios_io_de10.vhdl
-- Created 9/18/18
-- by: johnsontimoj
 -- rev:
 _ _
-- Basic Nios system - with led/sw peripherals
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity nios_io_de10 is
    port(
       CLOCK_50 :
                       in std_logic;
                         in std_logic_vector(9 downto 0);
out std_logic_vector(9 downto 0)
        SW:
       LEDR:
    );
end entity;
```

- Create DE10 Design
 - Instantiate into a VHDL file

```
architecture behavioral of nios_io_de10 is
    component nios_io is
        port (
                                                : in std_logic
            clk clk
                                                                                    := 'X':
                                                                                                        -- c]k
            led_pio_external_connection_export : out std_logic_vector(7 downto 0);
                                                                                                        -- export
                                                                                   := 'X':
            reset_reset_n
                                              : in std_logic
                                                                                                        -- reset_n
            sw_pio_external_connection_export : in std_logic_vector(1 downto 0) := (others => 'X') -- export
        ):
    end component nios_io;
 begin
    u0 : component nios_io
        port map (
                                                                  -- clk.clk
            clk_clk
                                                => CLOCK_50,
            led_pio_external_connection_export => LEDR(7 downto 0), -- led_pio_external_connection.export
reset_reset_n => '1', -- reset.reset_n
            sw_pio_external_connection_export => SW(1 downto 0) -- sw_pio_external_connection.export
        );
end architecture;
```

- Create DE10 Design
 - Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDF file
 - Be sure to set your top level entity
 - Start Compilation

© tj

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - DO NOT CLOSE either of these windows

	- Dr/GDrive/MSOE/10	O1 EE3021/Proje			1 - IChain1	cdf]*				_		×	٦
			cts/ NIO51/ N	1031 - 1103	n - (Chain)	.curj							_
<u>File E</u> dit <u>V</u> iew	Processing Tools	s <u>W</u> indow <u>H</u> el	p						0	Search	altera.com	m	2
🍰 Hardware Se	tup USB-Blaster [[USB-0]		Mode: JT/	AG			Prog	ress:	100%	(Success	ful)	1
Enable real-t	ime ISP to allow back	ground program	ming when	available									1
	[_	1	1								4
⊮ [™] ⊔ Start	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security Bit	Erase	ISP CLAME		
🖹 Stop	output files/NIOS	10M50DAF484	004673E6	004673E6			CITCCK						
船 Auto Detec													
× Delete													
Add Ello													
Add File													-
"Change File													
🗳 Save File	(inter										🕨 Оре	nCor	re
Add Device													
t ^v ≟ Up	1									C	lick Ca	ancel	t
^{‡∿} b Down	TDO	484											
											т	ime r	e
										1			

- Create Eclipse System
 - Open NIOSII software
 - Tools → NIOSII Software Build Tools for Eclipse
 - Select the project directory for the workspace
 - Create the BSP
 - File → New → NIOSII Application and BSP from template
 - Select the SOPCinfo file in the project directory
 - Provide a name for the sw project (I use 'project_name_sw')
 - Blank Project
 - Edit the BSP
 - Right click on the BSP, NIOS II → BSP Editor
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
 - Generate the BSP (bottom of window)

- Software setup
 - Open system.h in the bsp
 - scroll down to the PIOs
 - These define software parameters for the PIOs

```
221
                                                               277
     #define ALT MODULE CLASS led pio altera avalon pio
222
                                                               278
     #define LED PIO BASE 0x9030
 223
                                                               279
     #define LED PIO BIT CLEARING EDGE REGISTER 0
 224
                                                               280
     #define LED PIO BIT MODIFYING OUTPUT REGISTER 0
 225
                                                               281
 226
     #define LED PIO CAPTURE 0
                                                               282
     #define LED PIO DATA WIDTH 8
 227
     #define LED PIO DO TEST BENCH WIRING 0
 228
                                                               284
 229
     #define LED PIO DRIVEN SIM VALUE 0
                                                               285
 230
     #define LED PIO EDGE TYPE "NONE"
 231
     #define LED PIO FREQ 5000000
 232 #define LED PIO HAS IN 0
 233 #define LED PIO HAS OUT 1
                                                               289
     #define LED PIO HAS TRI 0
 234
                                                               290
 235
     #define LED PIO IRQ -1
                                                               291
     #define LED PIO IRQ INTERRUPT CONTROLLER ID -1
 236
                                                               292
     #define LED PIO IRQ TYPE "NONE"
 237
                                                               293
     #define LED PIO NAME "/dev/led pio"
 238
                                                               294
 239
     #define LED PIO RESET VALUE 0
                                                               295
     #define LED PIO SPAN 16
                                                               296
 240
     #define LED PIO TYPE "altera avalon pio"
 241
                                                               297
 242
                                                               298
```

```
#define ALT MODULE CLASS sw pio altera avalon pio
    #define SW PIO BASE 0x9020
    #define SW PIO BIT CLEARING EDGE REGISTER 0
    #define SW PIO BIT MODIFYING OUTPUT REGISTER 0
    #define SW PIO CAPTURE 0
283 #define SW PIO DATA WIDTH 2
    #define SW PIO DO TEST BENCH WIRING 0
   #define SW_PIO_DRIVEN_SIM_VALUE 0
286 #define SW PIO EDGE TYPE "NONE"
287 #define SW PIO FREQ 50000000
288 #define SW PIO HAS IN 1
    #define SW PIO HAS OUT 0
    #define SW PIO HAS TRI 0
    #define SW PIO IRQ -1
    #define SW PIO IRQ INTERRUPT CONTROLLER ID -1
    #define SW PIO IRQ TYPE "NONE"
    #define SW PIO NAME "/dev/sw pio"
   #define SW PIO RESET VALUE 0
    #define SW PIO SPAN 16
    #define SW PIO TYPE "altera avalon pio"
```

- Software setup
 - Expand drivers → inc in the bsp
 - Open altera_Avalon_pio_regs.h
 - PIO command are defined here

31

- Software setup
 - Create a new c file in the nios_io_sw project

C New Source	e File	_	
Source File			c
Create a new	source file.		
Source fol <u>d</u> er:	nios_io_sw		<u>B</u> rowse
Source fil <u>e</u> :	count.c		
<u>T</u> emplate:	Default C source template	~	Configure
?		<u> </u>	Cancel
	- 10 S	and a stage of the second	

- Software setup
 - Write a program to read the switches and display a count to the LEDs

#include "altera_avalon_pio_regs.h"
#include "system.h"
#include <stdio.h>
#include <unistd.h>

```
int main() {
```

```
printf("My count program!\n");
alt_u8 count = 0;
alt_u8 sw;
```

```
while(1){
```

// output the count to the LEDs
IOWR_ALTERA_AVALON_PIO_DATA(LED_PIO_BASE, count);

```
// read the switches
sw = IORD_ALTERA_AVALON_PIO_DATA(SW_PIO_BASE);
```

```
// count up/dn/pause
       if(sw & 0x01){
                         // pause
             if(!(sw & 0x02))
                                   // up/dn
                   count++;
             else
                   count--;
             printf("%02x, ", count);
             usleep(500000);
       }// end if
       // delay before restarting
       if( count == 0xff ) {
             printf("\nWaiting...");
             int i;
             for (i = 0; i<6; ++i) {
                 usleep(500000); /* Sleep for 3s. */
       }// end if
 }// end while
 return 0;
}// end main
```

- Software setup
 - Compile the software
 - Select the code file (count.c)
 - Project → Build Project
 - Right Click on the project \rightarrow run as \rightarrow Nios II Hardware