
Last updated 7/20/23



Avalon buffer master


Avalon memory mapped port


Avalon switch fabric source port

Avalon source port


Avalon source port

- Pixel Buffer DMA Controller
 - Reads frames from external memory and inserts them into the video data stream
 - DMA based provide starting address and # of transfers
 - Start address and size of display
 - Supports 2 starting addresses (buffer and back buffer)
 - Separate control and data interfaces
 - Selectable color space format
 - Support for consecutive or X-Y addressing modes
 - Consecutive location (1,2) for a 640x480 display would be located at memory offset 640(1) + 2 = 642
 - X-Y- location is built into the address offset





- RGB Resampler
 - Converts video data streams between color formats
 - Lots of color formats supported
 - Can support the addition of an Alpha value if required
 - Alpha is a measure of transparency (0 = fully transparent, 1 = opaque)
 - E.g. 16bit RGB → 30bit RGB



• 30-bit RGB — This format uses 10 bits for each color as shown in Figure 11. This mode is defined as 10 bits per symbol and three symbols per beat.






Figure 11. 30-bit RGB Color Space.



- Scaler
 - Modifies the resolution of a video data stream
 - Adds or removes entire rows and columns
 - When adding rows or columns the data is replicated
 - When removing rows and columns, the first row/column is sent through and any removed rows/columns are dropped
 - No interpolation or averaging
 - Supports scaling factors: 0.25, 0.5, 0.75, 1, 2, 4, 8



Dual Clock FIFO


- Transfers data across two different clock domains
- Output clock is set by the output resolution
 - VGA 640x480 clock is 25MHz
- Input clock is determined by system design requirements
 - We will typically use 50MHz
- Data format is programmable
 - Symbol: a complete piece of data
 - Beat: a unit of transmission one complete set of data
 - The VGA driver requires:

10bits/color 3 colors per pixel location

 \rightarrow


10bit symbols 3 symbols / beat


- VGA Controller Block
 - Receives VGA data to be displayed
 - Adds the required VGA timing signals



- Transmits the new data to the VGA block (DAC) on the DE10 Lite board
- Supports various screen resolutions from VGA 640×480 pixels to WSXGA 1680x1050, including HDTV 1280x720
 - Note different resolutions require different clock frequencies
- Input: Requires 3 planes (RGB) of 10bits each
 - Note The DE10 DAC outputs 4 bit data
 - It's not clear how the 10bit to 4bit conversion is mapped

- SDRAM Controller
 - Creates the signals required to R/W the external SDRAM
 - Does not provide the external SDRAM clock signal
 - SDRAM requirements dictate controller parameters
 - -3ns offset for the external SDRAM clock





Memory Profile Timing		
CAS latency cycles::	\bigcirc 1	
	\bigcirc 2	
	3	
Initialization refresh cycles:	2	
Issue one refresh command every:	7.8125	us
Delay after powerup, before initialization:	100.0	us
Duration of refresh command (t_rfc):	70.0	ns
Duration of precharge command (t_rp):	20.0	ns
ACTIVE to READ or WRITE delay (t_rcd):	20.0	ns
Access time (t_ac):	5.5	ns
Write recovery time (t_wr, no auto precharge):	14.0	ns