


NIOS SPI

Last updated 7/21/23

NIOS SPI

- NIOS SPI System
 - Use 2 SPI modules, in loopback mode



NIOS SPI

System Contents Address Map Interconnect Requirements

System: nios_spi Path: dk_0

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		timer_0	Interval Timer Intel FPGA IP	Double-click to export	[clk]	
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral Intel FPGA IP	Double-click to export	clk_0	
<input checked="" type="checkbox"/>		spi_master	SPI (3 Wire Serial) Intel FPGA IP	Double-click to export	clk_0	0x0001_1040
<input checked="" type="checkbox"/>		spi_slave	SPI (3 Wire Serial) Intel FPGA IP	Double-click to export	clk_0	0x0001_1060


Current filter: Library/Interface Protocols/Serial/SPI(3 wire)...

Type	Path	Message
3 Info Messages		
Info	nios_spi.jtag_uart_0	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info	nios_spi.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info	nios_spi.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.

Generate HDL... Finish

NIOS SPI


- NIOS SPI System



Creates the required divide by circuitry in the Master

NIOS SPI

- NIOS SPI System



NIOS SPI

- NIOS SPI System

```
-- nios_spi_de10.vhdl
-- Created 9/18/18
-- by: johnsontimoj
-- rev: 0
--
-- Basic Nios system - with spi - loopback
--

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity nios_spi_de10 is
  port(
    CLOCK_50 : in std_logic;
    GPIO: out std_logic_vector(3 downto 0)
  );
end entity;
```

```
architecture behavioral of nios_spi_de10 is

  component nios_spi is
    port (
      clk_clk : in std_logic := 'X'; -- clk
      reset_reset_n : in std_logic := 'X'; -- reset_n
      spi_slave_external_MISO : out std_logic; -- MISO
      spi_slave_external_MOSI : in std_logic := 'X'; -- MOSI
      spi_slave_external_SCLK : in std_logic := 'X'; -- SCLK
      spi_slave_external_SS_n : in std_logic := 'X'; -- SS_n
      spi_master_external_MISO : in std_logic := 'X'; -- MISO
      spi_master_external_MOSI : out std_logic; -- MOSI
      spi_master_external_SCLK : out std_logic; -- SCLK
      spi_master_external_SS_n : out std_logic; -- SS_n
    );
  end component nios_spi;

  signal MISO: std_logic;
  signal MOSI: std_logic;
  signal SCLK: std_logic;
  signal SS_bar: std_logic;
```

loopback signals


```
begin
  u0 : component nios_spi
    port map (
      clk_clk => CLOCK_50, -- clk.clk
      reset_reset_n => '1', -- reset.reset_n
      spi_slave_external_MISO => MISO, -- spi_slave_external.MISO
      spi_slave_external_MOSI => MOSI, -- .MOSI
      spi_slave_external_SCLK => SCLK, -- .SCLK
      spi_slave_external_SS_n => SS_bar, -- .SS_n
      spi_master_external_MISO => MISO, -- spi_master_external.MISO
      spi_master_external_MOSI => MOSI, -- .MOSI
      spi_master_external_SCLK => SCLK, -- .SCLK
      spi_master_external_SS_n => SS_bar -- .SS_n
    );

    GPIO(0) <= MISO;
    GPIO(1) <= MOSI;
    GPIO(2) <= SCLK;
    GPIO(3) <= SS_bar;
```

access for
Analog Discovery

NIOS SPI

- NIOS SPI System



NIOS SPI

- NIOS SPI System

```
.c nios_spi_1.c      .h altera_avalon_spi_regs.h X
```

```
33
34 #include <io.h>
35
36 #define ALTERA_AVALON_SPI_RXDATA_REG
37 #define IOADDR_ALTERA_AVALON_SPI_RXDATA(base)
38 #define IORD_ALTERA_AVALON_SPI_RXDATA(base)
39 #define IOWR_ALTERA_AVALON_SPI_RXDATA(base, data)
40
41 #define ALTERA_AVALON_SPI_TXDATA_REG
42 #define IOADDR_ALTERA_AVALON_SPI_TXDATA(base)
43 #define IORD_ALTERA_AVALON_SPI_TXDATA(base)
44 #define IOWR_ALTERA_AVALON_SPI_TXDATA(base, data) #define IOWR_ALTERA_AVALON_SPI_TXDATA(base, data)
45
46 #define ALTERA_AVALON_SPI_STATUS_REG
47 #define IOADDR_ALTERA_AVALON_SPI_STATUS(base)
48 #define IORD_ALTERA_AVALON_SPI_STATUS(base)
49 #define IOWR_ALTERA_AVALON_SPI_STATUS(base, data)
50
51 #define ALTERA_AVALON_SPI_STATUS_ROE_MSK
52 #define ALTERA_AVALON_SPI_STATUS_ROE_OFST
53 #define ALTERA_AVALON_SPI_STATUS_TOE_MSK
```

```
0
    __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_SPI_RXDATA_REG)
IORD(base, ALTERA_AVALON_SPI_RXDATA_REG)
IOWR(base, ALTERA_AVALON_SPI_RXDATA_REG),
1
    __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_SPI_TXDATA_REG)
IORD(base, ALTERA_AVALON_SPI_TXDATA_REG)
IOWR(base, ALTERA_AVALON_SPI_TXDATA_REG),
2
    __IO_CALC_ADDRESS_NATIVE(base, ALTERA_AVALON_SPI_STATUS_REG)
IORD(base, ALTERA_AVALON_SPI_STATUS_REG)
IOWR(base, ALTERA_AVALON_SPI_STATUS_REG),
(0x8)
(3)
(0x10)
```

loading master TX causes transmission to start

NIOS SPI

- NIOS SPI System

```
/*
 * nios_spi_1.c
 *
 * Created on: Oct 22, 2018
 * Author: johnsontimoj
 */
///////////////////////////////
//
// SPI with NIOS loopback example
//
///////////////////////////////


#include "alt_types.h"
#include "altera_avalon_spi_regs.h"
#include "system.h"
#include <stdio.h>
#include <unistd.h> // usleep

int main(void){
    printf("Entered Main\n");
    alt_u8 send_M;
    alt_u8 send_S;
    alt_u8 rcvd_S;
    alt_u8 rcvd_M;
    alt_u8 count;
    count = 0;
```

```
while(1) {
    send_M = count;
    send_S = 255 - count;

    // Load Slave TX buffer THEN load Master TX buffer
    // loading master TX causes transmission to start
    //
    IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_SLAVE_BASE, send_S);
    IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_MASTER_BASE, send_M);

    // Wait for transfer to complete
    //
    usleep(75);

    // Read Master and Slave RX buffers
    //
    rcvd_S = IORD_ALTERA_AVALON_SPI_RXDATA(SPI_SLAVE_BASE);
    rcvd_M = IORD_ALTERA_AVALON_SPI_RXDATA(SPI_MASTER_BASE);

    // Print results
    printf("master sent = %i\tslave recv'd = %i\n", send_M, rcvd_S);
    printf("slave sent = %i\tmaster recv'd = %i\n", send_S, rcvd_M);

    // Setup for next loop
    count++;
    usleep(1000000);
} // end while

return 0;
} // end main
```

NIOS SPI

