Last modified 8/26/24

- Basic Concept
 - Break complex tasks into a series of simpler serial tasks
 - As each simple task completes move to the next task
 - In parallel, start the current task with new material
 - Laundry example
 - Complex task do your laundry
 - Simple tasks wash(30min), dry(30 min), fold(10min)
 - 3 loads, 1 washer, 1 dryer



0.0

0

00

- Pipeline our single cycle processor
 - 5 Stages of Instruction Execution
 - Fetch (IF)
 - Decode / Register Access (ID)
 - Execute (EX)
 - Memory Access (MEM)
 - Write Back (WB)

Pipeline these at 1 stage each

- No Pipeline
 - Complete each instruction before starting the next
 - 1ns to complete each instruction



No Pipeline

Execute = fetch instruction, decode, execute, mem, write back

- Pipelining
 - Break complex tasks into smaller chunks
 - Start the next instruction as soon as each subtask is complete



200ps 200ps 200ps 200ps 200ps 200ps 200ps 200ps

- Pipeline Performance
 - Pipelining does not reduce the time to execute an instruction (1ns in this example)
 - In fact it usually increases the instruction execution time due to costs of implementing the pipeline
 - Pipelining does increase the instruction throughput
 - 1 instruction completes every 200ps



- Pipeline Performance
 - Non-pipelined
 - 1M Instructions \rightarrow 1M * 1000ps = 1ms
 - Pipelined (5 stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 4 * 200ps + 1M * 200ps \cong 200us
 - Faster completion time: 1/5
 - Overall throughput improvement of 5x

5 stages 1000ps non-pipelined 200ps/stage pipelined

© ti

Pipeline Performance – with penalty

5 stages 1000ps non-pipelined 240ps/stage pipelined

© ti

- Non-pipelined
 - 1M Instructions → 1M * 1000ps = 1ms
- Pipelined (5 stage w/20% penalty per stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions → 4 * 240ps + 1M * 240ps ≅ 240us
- Faster completion time: 1/4.2
- Overall throughput improvement of 4.2x

- Pipeline Performance
 - Not all instructions need to use all the processing stages

Instruction	IF	ID/RR	EX	MEM	WB
ADD	Х	Х	Х		Х
OR	Х	Х	Х		Х
LW	Х	X	Х	X	Х
SW	Х	X	Х	Х	
BEQ	Х	X	Х		

3, 4, or 5 stages required

 Can't take advantage of this in either case because we need a consistent clock frequency

- Pipeline Performance
 - Processing stages typically do not all take the same amount of time

Stage	IF	ID/RR	EX	MEM	WB
Delay	200ps	100ps	200ps	200ps	100ps

- Non-pipelined
 - 800ps clock period
- Pipelined
 - Need to account for worst case cycle time
 - 200ps clock period

- Pipeline Performance
 - Non-pipelined
 - 1M Instructions → 1M * 800ps = 800us
 - Pipelined (5 stage w/20% penalty per stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 4 * 240ps + 1M * 240ps \cong 240us
 - Faster completion time: 240/800
 - Overall throughput improvement of 3.33x

- Pipeline Performance
 - Non-pipelined
 - 1M Instructions \rightarrow 1M * 800ps = 800us
 - Pipelined (15 stage w/20% penalty per stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 14 * 84ps + 1M * 84ps \cong 84us
 - Faster completion time: 84/800
 - Overall throughput improvement of 9.52x

15 stages 800ps non-pipelined (1000ps/15)*1.2 = 84ps/stage pipelined