Last updated 7/24/23

- Create a logic design from start to a DE10 implementation
 - This example uses "best design practices"
 - This example is not about creating HDL
 - The HDL code will be provided without explanation

Design Hierarchy

- Name your testbench the same as your design file but add _tb to the end
 - counter_8bit.vhdl → counter_8bit_tb.vhdl
 - shift_reg_nbit.vhdl → shift_reg_nbit_tb.vhdl
- When we start using the DE10 we will do the same thing
 - Name your DE10 implementation the same as your design file but add _de10 to the end
 - counter_8bit.vhdl → counter_8bit_de10.vhdl
 - shift_reg_nbit.vhdl → shift_reg_nbit_de10.vhdl
- In both cases we never change the base design file
 - Ensures what we designed is what we simulate, and what we simulated is what we build







- Create project
- Create HDL code
- Verify RTL visually
- Create testbench
- Verify operation
- Create DE10 implementation HDL
- Compile
- Verify RTL visually
- Program DE10 board
- Verify operation manually



- Create a counter
 - Binary wrapping count
 - N bits
 - Up/down
- Test the design using ModelSim
- Implement an 8 bit version on the DE10
 - Reset and direction → switches
 - Count value → LEDs
 - Clock divider → 3Hz operation



- Create a new Project
 - Use the Quartus Project Setup notes as a guide
 - Switch to Files view mode

Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quar	tus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 X
<u>File Edit View Project Assignments Processing To</u>	ols <u>W</u> indow <u>H</u> elp	Search altera.com
	ietup_example 🔹 🧹 🎸 🎸 🗞 🕨 🕨 🎋 🍫 🚫 📇	. 👋 🚘 🤜
Project Navigator 📄 Files 🔹 🖣 🗗 🗙		IP Catalog 📮 🗗 🗙
🃂 Files		 × =
Soc Setup_example.sdc		Y 🛃 Installed IP
1		Project Directory
		No Selection Available
		Basic Functions
		> DSP
	Ouartus Prime	> Interface Protocols
Tasks Compilation • = 4 6' ×		> Memory Interfaces and Controllers
Task	Version 18.0 Li 🐂 Buy Software	Processors and Peripherals
Compile Design	View Quartus Prime Information	University Program Search for Partner IP
Analysis & Synthesis	ODocumentation	
Fitter (Place & Route)	O Notification Center	+ Add
	68 Eind 66 Find Next	
Type ID Message		
Note: the correctly named		
SDC file is visible if yo	DU	
	www.o.eth.c	

9

System

Processing

Create a new HDL file

• File \rightarrow New \rightarrow VHDL File



Use a reverse basis approach so all designs with the same basis are together in the file system making them easier to find

counter updn non-wrap nbit

counter mod10

counter_up_nbit counter updn nbit

- Create a new HDL file
 - Note the default file name is Vhdl.vhd
 - File → Save As and give it an informational file name
 - Change the file extension to vhdl (for VHDL files)
 - Make sure "Add file to current project" is checked

/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	🕥 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example
nts P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp	Elle Edit View Project Assignments Processing Tools Window Help
	🗋 🗁 🖶 🎸 🗋 💼 🤊 🔇 Setup_example 💽 🗹 🇳 🗇 🐼 💷 🖡
Vhdl.vhd	Project Navigator 🖹 Files - Q 🗍 🗗 🗴 💠 Counter_updn_n_bit.vhdl 🛛
	Tasks Complation V = 0.6 ×
	Task 13 ? Compile Design > Analysis & Synthesis > Fitter (Place & Route) <
<filter>> 😚 Eind 💏 Find Next</filter>	
	■ Type 1D Message
	Note: New file is visible
	7.000
	1
	System Processing

- Set the Top Level Entity
 - Right click on the design file in the Files window
 - Select Set as Top Level Entity

<pre>is Edit View Project Assgonments Processing Tools Window Help Search attrac.com Search attrac.com</pre>	🕞 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	- 🗆 ×
Image: Image	File Edit View Project Assignments Processing Tools Window Help	Search altera.com
opent Nampgaor IP fais Part Analysis & Synthesis Setup as Properties Poperties <td>Image: Image: Image:</td> <td>հ 🌺 🚘 🤜</td>	Image:	հ 🌺 🚘 🤜
Piles Piles Image: Stup_er Porticity Image: Stup_er Porticity P	roject Navigator 🖹 Files 🔻 🔍 🖓 🗗 🗙 🧇 Counter_updn_n_bit.vhdl 🛛	IP Catalog 📮 🗗 🗙
Setup.ex Remove File from Project Remove File from Project Setup.ex Setup.ex Setup.ex Create AHDL Include Files for Current File Create VHDL Component Declaration Files for Current File Create VHDL Component Declaration Files for Current File Create VHDL Component Declaration Files for Current File Properties. Properties. Properties. V A majsis & Sputhersis V Type ID Message	P Files	
Remove File from Project No Selection Available Remove File from Project No Selection Available Create AHDU Include Files for Current File Create VHDL Component Declaration Files for Current File Create VHDL Component Declaration Files for Current File Properties Interface Rotocols Memory Interface and Controllers Properties Interface Rotocols I	Bio Setup_exa	Installed IP Project Directory
<pre>stas Top-Level Entity Chrishitav Create AHDL Include Files for Current File Create Symbol Files for Current File Create Verlog instantiation Template Files for Current File Create Verlog Component Declaration Files for Current File Properties Properties Filter (Place & Boute) Filter (Pl</pre>	Remove File from Project	No Selection Available
Create AHDL Include Files for Current File Create VenDg Instantation Template Files for Current File Create VenDg Component Declaration Files for Current File Create VHDL Component Declaration Files for Current File Properties Properties Analysis & Synthesis Filter Files & Route) Create VenDg Component Declaration Files for Current File Processors and Perphenals University Program Search for Partner IP Create VenDg Component Declaration Files for Current File Processors and Perphenals University Program Search for Partner IP Create VenDg Component Declaration Files for Current File Processors and Perphenals University Program Search for Partner IP Search for P	R Set as Top-Level Entity Ctrl+Shift+V	✓ Library
Create Symbol Files for Current File Create Symbol Files for Current File Create VHDL Component Declaration Files for Current File Properties Properties Properties Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP Search for Partner IP	Create AHDL Include Files for Current File	> Basic Functions
Set Create Verilog instantiation Template Files for Current File Properties Analysis & Synthesis Filter (Place & Route) V < Ciller>> Filter (Place & Route) V < Ciller>> Of Eind Negt Type ID Message System Processing ts the current file entity as the top-level entity for the next compliation	Create Symbol Files for Current File	> DSP
Create VHDL Component Declaration Files for Current File Properties Analysis & Synthesis Filter (Place & Route) Create VHDL Component Declaration Files for Current File Properties Filter (Place & Route) Create VHDL Component Declaration Files for Current File Processors and Peripherals University Program Search for Partner IP + Add. Type ID Message System Processing ts the current file entity as the top-level entity for the next compliation 0% 00.0000	Create Verilog Instantiation Template Files for Current File	> Interface Protocols
Processors and Peripherals Processors and Peripherals Processors and Peripherals University Program Search for Partner IP Fitter (Place & Route) Of Constraints Fitter (Place & Route) Of Constraints Of Output Fitter Of Output Fitter Of Output Of Output Of Output Fitter F	Create VHDL Component Declaration Files for Current File	> Memory Interfaces and Controllers
V Columers in Program V holders & Synthesis V holders & Southes V holders & Route) V Fitter (Place & Route) V Column + Add V holders & Route) V holders & Route) V Column + Add V holders & Route) V holder	Descritic	Processors and Peripherals
Analysis & Synthesis Fitter (Place & Route) Fitter (Place & Route) Add Add Add Add System Processing ts the current file entity as the top-level entity for the next compilation Of 00:00:00.		> University Program
Fitter (Place & Route)	> Analysis & Synthesis 19	Search for Partner IP
Add Add <td>> Fitter (Place & Route) v 21</td> <td>v</td>	> Fitter (Place & Route) v 21	v
All O All Processing ts the current file entity as the top-level entity for the next compilation O 00:00:00		> T Add
Type ID Message	All 8 🖄 🔺 🌾 💎 < <filter>> 😚 Eind 💏 Find Next</filter>	
Type ID Message		
system Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00	IVPE ID Message	
system Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00		
system Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00		
System Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00		
System Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00		
System Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00		
System Processing ts the current file entity as the top-level entity for the next compilation 0% 00:00:00		
system Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00	8.	
System Processing ets the current file entity as the top-level entity for the next compilation 0% 00:00:00		>
ets the current file entity as the top-level entity for the next compilation 0% 00:00:00	∑ System Processing	
	iets the current file entity as the top-level entity for the next compilation	0% 00:00:00

12

• Enter your design

S Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Qu	artus_P	rojects/Common_Project/Setup_example - Setup_example		- []	\times
<u>File Edit View Project Assignments Processing Tools</u>	<u>W</u> indo	w <u>H</u> elp		Search altera.	om	
📄 🔂 🖶 🤟 📄 💼 🤊 で Setup_example	•	∠ ♦ ♦ ♦ 100 ► ★ ★ ♦ ♦ \$ 				
Project Navigator		Counter_updn_n_bit.vhdl	IP Catalog			₽₽×
 Files Counter_updn_n_bit.vhdl Setup_example.sdc 	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	<pre> Counter_updn_n_bit.vhdl Counter_updn_n_bit.vhdl</pre>	 Installed IP Project Direct No Selectio Library Basic Funct DSP Interface Pr Memory Int Processors University F Search for Pa 	o ry n Available ions rotocols cerfaces and Coi and Peripherals Program rtner IP	ntrolle	K ≡
Tasks Compilation ■ ■ ● ★ Task T ▲ ✓ ► Compile Design > ► Analysis & Synthesis > ► Fitter (Place & Route)	16 17 18 19 20 21 22 23 24	<pre> Inputs: rstb, clk, dir Outputs: cnt counts up when dir = 0 counts down when dir = 1 </pre>	t Add			
<pre> All O A A < <filter>> All O A A < <filter>> Fvnf TD Message 0 125068 Revision "Setup_example" was p 0 125069 Default assignment values were Some < System (2) Processing </filter></filter></pre>	previ e cha	>	+ Add O Lite Edition software ch	n. Created hanges to d	Quar efau 00:00	tus lt a

Follow the "best practices" – see web site i_, o_ for signals in/out of the block std logic for wires - signed, unsigned for signals almost everything in a process generic whenever possible

```
-- Counter_updn_n_bit.vhdl
     -- created 6/22/18
     -- ti
    -- rev 0
    -- n bit up/down counter example
    -- for showing a project from start to finish
    -- Inputs: rstb, clk, dir
    -- Outputs: cnt
    -- counts up when dir = 0
    -- counts down when dir = 1
    library ieee;
    use ieee std_logic_1164 all;
    use ieee.numeric_std.all;
    entity Counter_updn_n_bit is
       generic(
                n: natural := 8
       );
       port (
             i_clk:
                          in std_logic;
             ı_rstb:
i_dir:
             i_rstb:
                         in std_logic;
                         in std_logic;
                         out std_logic_vector(n-1 downto 0)
             o_cnt :
ELE 3 end entity;
```

```
architecture behavioral of Counter_updn_n_bit is
```

```
-- internal signals
   signal cnt_sig: unsigned(n-1 downto 0);
begin
   process(i_clk, i_rstb)
   begin
       -- reset
      if (i_rstb = '0') then
          cnt_sig <= (others => '0');
      -- rising clk edge
      elsif (rising_edge(i_clk)) then
          if(i_dir = '0') then
             cnt_sig \ll cnt_sig + 1;
          else
             cnt_sig <= cnt_sig - 1;</pre>
          end if:
      end if:
   end process;
   -- Output logic
   o_cnt <= std_logic_vector(cnt_sig);</pre>
end behavioral;
```

- Enter your design
 - Create a component template for your design (DUT)
 - Used in your testbench and DE10 files
 - Select File → Create/Update → Create VHDL Component Declaration Files from Current File

Copyright (C) 2017 Intel Corporation. All rights reserved.

- -- Your use of Intel Corporation's design tools, logic functions
- -- and other software and tools, and its AMPP partner logic
- -- functions, and any output files from any of the foregoing
- -- (including device programming or simulation files), and any
- -- associated documentation or information are expressly subject
- -- to the terms and conditions of the Intel Program License
- -- Subscription Agreement, the Intel Quartus Prime License Agreement,
- -- the Intel FPGA IP License Agreement, or other applicable license
- -- agreement, including, without limitation, that your use is for
- -- the sole purpose of programming logic devices manufactured by
- -- Intel and sold by Intel or its authorized distributors. Please
- -- refer to the applicable agreement for further details.

-- Generated by Quartus Prime Version 17.1 (Build Build 590 10/25/2017)

-- Created on Fri Feb 23 09:52:29 2018

```
COMPONENT Counter_updn_n_bit
PORT
```

- i rstb : IN STD LOGIC;
- i clk : IN STD LOGIC;
- i_dir : IN STD_LOGIC;

```
o_cnt : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
```

);

END COMPONENT;

- Elaborate
 - Check the design syntax and create RTL
 - Processing → Start → Start Analysis and Elaboration



- Verify the RTL
 - Tools \rightarrow Netlist Viewers \rightarrow RTL Viewer





- Create Testbench
 - File \rightarrow New \rightarrow VHDL File

This should be the same name as your design file with _tb added

foo_nbit.vhdl foo_nbit_tb.vhdl

 File → Save As and give it an informational file name 🕞 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example П File Edit View Project Assignments Processing Tools Window Help Search altera com - / ð Setup example ▼ Q I # # × Compilation Report - Setup_example 💠 Counter updn n bit tb.vhdl* 🗵 IP Catalog **₽∂**> Project Navigator Files 👪 🗟 📰 🧮 🖪 267 × = Files 腔 Counter updn n bit tb.vhdl 🐗 Installed IP Counter updn n bit.vhdl Project Directory abo Setup_example.sdc No Selection Available ✓ Library > Basic Functions > DSP > Interface Protocols - = ₽ ₽ × Tasks Compilation > Memory Interfaces and Controllers 13 14 15 16 Task > Processors and Peripherals > University Program Y 🕨 Compile Design 17 18 Search for Partner IP Analysis & Synthesis 19 20 21 Edit Settings + Add.. < 💏 Eind... 😽 Find Next **-**<<Filter>> Ð 卩 туре ID Message ≡ Running Quartus Prime Analysis & Elaboration ettings_files=on --write_settings_files=off Setup_example -c Setup_example --analysis_and_elaboration been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSOF Note: New file is visible led and will use 2 of the 2 processors detected ing 1 entities, in source file counter_updn_n_bit.vhdl 12127 Elaborating entity "Counter_updn_n_bit" for the top level hierarchy 20013 Ignored 185 assignments for entity "DE10_Lite" -- entity does not exist in design Quartus Prime Analysis & Elaboration was successful. 0 errors, 187 warnings System (1) Processing (14) 100% 00:00:04

19

• Enter your TB

🕥 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 X
<u>E</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> roject <u>A</u> ssignments P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp	Search altera.com
📄 🚾 🛃 🤟 📋 👘 🤊 🔿 Isetup_example 🔹 🇹 🎸 🎸 🐼 💷 Þ 🌾 🏠 🍚 🤮 🖧	♦ 🖬 🗢
Project Navigator 📄 Files 🔹 🔍 📮 🗗 × 🕹 Compilation Report - Setup_example 🗵 🔅 Counter_updn_n_bit_tb.vhdl* 🗵	IP Catalog 📮 🗗 🗙
Files Image: Counter_updn_n_bit_tb.vhdl Image: Counter_updn_n_bit_vhdl Image: Counter_updn_n_bit_vhdl	 Installed IP Project Directory
Setup_example.sdc 3 5 created: 3/17/18 6 by: johnsontimoj 7 rev: 0 8 9 9 testbench for up down counter 10 of counter_updn_n_bit.vhdl	No Selection Available Library Basic Functions DSP
Tasks Compilation Image: Second seco	 Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program Search for Partner IP + Add
X All Image: Second secon	^
<pre>Running Quartus Prime Analysis & Elaboration Command: quartus_mapread_settings_files=onwrite_settings_files=off Setup_example -c Setup_examplear 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global 20030 Parallel compilation is enabled and will use 2 of the 2 processors detected 12021 Found 2 design units, including 1 entities, in source file counter_updn_n_bit.vhdl 12127 Elaborating entity "Counter_updn_n_bit" for the top level hierarchy 20013 Ignored 185 assignments for entity "DE10_Lite" entity does not exist in design Quartus Prime Analysis & Elaboration was successful. 0 errors, 187 warnings ************************************</pre>	nalysis_and_elaboration assignment NUM_PARALLEL_PROCESSOF
Ln 1 Col 1 VHDL File	100% 00:00:04i

20

Continue to use generics in TB TB signals in all caps Define a constant for the clock PER (no absolute times used)

architecture testbench of counter_updn_n_bit_tb is Enter your TB CLK: std_logic; signal RSTB: std_logic; signal DIR: std_logic; signal signal CNT: std_logic_vector((N - 1) downto 0); constant PER: time := 20 ns; -- Component prototype -- counter_updn_n_bit_tb.vhdl component counter_updn_n_bit -- created: 3/17/18 generic (n : NATURAL := 8); -- by: johnsontimoj port -- rev: 0 IN STD_LOGIC; i_rstb -- testbench for up down counter i_clk IN STD_LOGIC: -- of counter_updn_n_bit.vhdl i_dir IN STD LOGIC: OUT STD_LOGIC_VECTOR((n - 1) downto 0) o_cnt); library ieee; end component; use ieee.std_logic_1164.all; entity counter_updn_n_bit_tb is begin generic(N: natural := 8 -- Device under test (DUT) -- no port entry - testbench end entity; DUT: counter_updn_n_bit generic map(n => N port map(i_clk => CLK, i_rstb => RSTB. i_dir => DIR. => CNT o cnt):

Separate clock, reset and run processes Could be 0, 1, 2, Run processes

```
    Enter your TB

                                      Test processes
                                   -- Clock process
                                   clock: process -- note - no sensitivity list allowed
                                   begin
                                      CLK <= '0';
                                      wait for PER/2;
                                      infinite: loop
                                         CLK <= not CLK; wait for PER/2;
                                      end loop:
                                   end process;
                                   -- Reset process
                                   reset: process -- note - no sensitivity list allowed
                                   begin
                                      RSTB <= '0'; wait for 2*PER;</pre>
                                      RSTB <= '1'; wait;</pre>
                                   end process reset:
                                   -- Run Process
                                   run: process -- note - no sensitivity list allowed
                                   begin
                                      -- initialize inputs
                                      DIR <= '0':
                                      -- wait for reset
                                      wait for 2*PER:
                                      -- run code
                                      wait for (2**N)*PER;
                                      DIR <= '1';
                                      wait for (2**N)*PER;
                                   end process run;
                                   -- End test processes
                                end architecture;
```

- Enter your TB
 - Elaborate the design
 - With the original vhdl design set as the top level entity (not the xxxx_tb.vhdl design)
 - Select Processing → Start → Start Analysis and Elaboration

 This causes Quartus to check the Test Bench code along with the original vhdl design

- Setup your simulation
 - Use the ModelSim Testbench Setup notes as a guide

Category:	Device/Board		
Category: General Files Libraries V IP Settings IP Catalog Search Locations Design Templates V Optrage Temperature Compilation Process Settings Incremental Compilation FEDA Tool Settings Design Entry/Synthesis Simulation Board-Level Compiler Settings VHDL Input Verlog HDL Input Default Parameters Timing Analyzer Assembler Design Assistant Signal Tap Logic Analyzer Logic Analyzer Interface Power Analyzer Settings SSN Analyzer	Device/Board Sinulation Specify options for generating output files for use with other EDA tools. Tool name ModelSim-Altera Rung gate-level simulation automatically after compilation EDA Netlist Writer settings Format for output netlist VHDL Time gcale: 100 us Output girectory: simulation/modelsim Map illegal HDL characters Enable glitch filtering Options for Power Estimation	Edit Test Bench Settings Edit test bench settings for the selected test bench. Test bench name: Counter_updn_n_bit_tb Top level module in test bench: Counter_updn_n_bit_tb Use test bench to perform VHDL timing simulation Design instance name in test bench: NA Simulation period Run simulation until all vector stimuli are used find simulation files Elle name: Library HDL Version Counter_updn Default	×
	More <u>NativeLink Settings</u> <u>Reset</u> <u>Buy Software</u> OK Cancel Apply Help	Properties OK Cancel Help	

Run your simulation

• Tools \rightarrow Run Simulation Tools \rightarrow RTL Simulation



© ti

ELE 3510

Verify your design





This should be the same name as your design file with _de10 added

> foo_nbit.vhdl foo_nbit_tb.vhdl

foo_nbit_de10.vhdl

- Create DE10 implementation HDL
 - File \rightarrow New \rightarrow VHDL File
 - File → Save As and give it an informational file name

Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 ×
<u>Eile Edit View Project Assignments Processing Tools W</u> indow <u>H</u> elp	Search altera.com
📄 🗖 🗔 🤟 🗇 🔿 🔇 Setup_example 🚽 🚄 🍏 🍪 5000 🕨 🍝 🔶 🚫 🖁	s 📎 🚘 🤜
Project Navigator 📄 Files 🔹 Q 🛄 🗗 🗙 🗇 Counter_updn_n_bit_de10.vhdl* 🔯 🍦 Compilation Report - Setup_example 🖾	IP Catalog 📮 🗗 🗙
Files © Counter_updn_n_bit_de10.vhdl © Counter_updn_n_bit_bvhdl © Counter_updn_n_bit.vhdl © Setup_example.sdc Tasks Compilation Task V Compile Design V Analysis & Synthesis	 Installed IP Project Directory No Selection Available Library Basic Functions DSP Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program Search for Partner IP
Edit Settings	V + Add.
Image: State of the state o	
te: New file is visible	ernal/nativelink/qnativesim.tcl"rtl /Common_Project/Setup_example_nativeli >
Σ sharen 4, roccomβ (r)	100% 00:00:04
	100.00.01

- Set the Top Level Entity
 - Right click on the de10 file in the Files window
 - Select Set as Top Level Entity

File Edit View Project Assignments Processing Tools Window Help Setup_example Project Navigator Files Counter upto no bit: de10 ubd! Counter upto no bit: Open Remove File from Project Setup_example Curticity No Selection Available V Setup_example Curticity Project Navigator Files Counter upto no bit: Counter upto no bit: de10 ubd! Curticity Remove File from Project Wo Selection Available V Set as Top-Level Entity Ctri+Shift+V Set as Top-Level Entity Set as Top-Level Entity </th
Image: Setup_example Image:
Project Navigator Files Compilation Report - Setup_example Counter_updn_n_bit_de10.vhdl IP Catalog If Catalog
Files Image: Counter_upde_n_bit_det0.vbdl Image: Counter_upde_n_bit_det0.vbdl Image: Counter_upde_n_bit_det0.vbdl Image: Counter_upde_n_bit_det0.vbdl </td
Create AHDL Include Files for Current File > DSP Create Symbol Files for Current File > DSP Tasks Create Verilog Instantiation Template Files for Current File > Interface Protocols Create VHDL Component Declaration Files for Current File > Memory Interfaces and Controllers
Properties Properties Properties Properties Image: Description of the second se
All Image: Solution of the second
System (4) Processing (14) Safe the current like entity as the ten-level entity for the part compilation
Sets the current me entry as the top-level entry for the next compliation 100% 00:000

• Enter your DE10 design

🕥 Quartus Prime Lite Edition - D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example - Setup_example	– 🗆 X
<u> Eile E</u> dit <u>V</u> iew <u>P</u> roject <u>A</u> ssignments P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp	Search altera.com
□ Image: Ima	♦ 🚘 🤜
Project Navigator 🖹 Files 🔹 🔍 📭 🗗 🗙 🧇 Counter_updn_n_bit_de10.vhdl 🗵 🕹 Compilation Report - Setup_example 🗵	IP Catalog 및 문 ×
Files	 Installed IP Project Directory No Selection Available Library Basic Functions DSP Interface Protocols Memory Interfaces and Controllers Processors and Peripherals University Program Search for Partner IP
Edit Settings	+ Add
Image: Solution of the second state	nal/nativelink/qnativesim.tcl"rtl mmmon_Project/Setup_example_nativeli
By Sustem (4) Processing (14)	>
En 1 Col 1 VHDL File	100% 00:00:04

30

Use qsf pin names for the top level I/Os

Enter your DE10 design

```
architecture hardware of counter_updn_n_bit_de10 is
-- counter_updn_n_bit_de10.vhd1
                                                                     CLK_SIG: std_logic; -- Intermediate clk signal
                                                            signal
-- created: 3/17/18
-- by: johnsontimoj
                                                             -- Component prototypes
-- rev: 0
                                                            component clk_3Hz
-- DE10 implementation for up down counter
                                                                port(
-- of counter_updn_n_bit.vhdl
                                                                  i_clk_50MHz : IN STD_LOGIC;
                                                                  i_rstb :
                                                                                  IN STD_LOGIC;
-- Uses a 3 Hz clock divider. sw0 for reset
                                                                  o_clk_3Hz :
                                                                                  OUT STD_LOGIC
-- sw1 for the dir input
                                                               ):
-- and LEDs for the count output
                                                            end component;
library ieee;
                                                            component counter_updn_n_bit
use ieee std_logic_1164 all;
                                                               generic ( n : NATURAL := 8 );
                                                                port
entity counter_updn_n_bit_de10 is
   port(
                                                                           : IN STD_LOGIC;
                                                                   i_rstb
         CLOCK_50:
                     in
                           std_logic;
                                                                  i_clk
                                                                           : IN STD_LOGIC;
                           std_logic_vector(1 downto 0);
         SW:
                     in
                                                                  i_dir : IN STD_LOGIC;
                                                                  o_cnt : OUT STD_LOGIC_VECTOR((n - 1) downto 0)
         LEDR:
                          std_logic_vector(7 downto 0)
                     out
                                                                ):
   );
                                                             end component;
end entity;
```

Enter your DE10 design

begin

© tj

Create a clock divider

Not

ELE 3510

- File \rightarrow New \rightarrow VHDL File
- File → Save As and give it an informational file name

Ele Edit Vew Project Assignment Processing Took Window Help Surch Address Addres		ommon/Quartus_Projects/Comm	non_Project/Setup_example - Setup_example			-	
Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_example Image: Complation Report - Setup_ex	<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> roject <u>A</u> ssignments P <u>roc</u>	essing <u>T</u> ools <u>W</u> indow <u>H</u> e	łp			Search al	tera.com
Project Navigator Project Navigator Projec	🗋 🗖 🖶 🤟 🗂 👘 🗘	Setup_example		* *	🔶 🚫 🖧	👋 💶 🤜	
File: Image: Complexity of a control of a contro of a contro of a control of a control of a control of	Project Navigator 📄 Files 🔻	्र 🖪 🗗 🗙 💠 🛛 clk_3Hz.*	vhdl* 🛛 🛛 🔁 Compilation Report - Setup_example			IP Catalog	д 1
Comple Design Analysis & Synthesis Edit Settings Comple Design Edit Settings Comple Design Edit Settings Comple Design <pcomple design<="" p=""> <pc< th=""><th>Files Image: Clk_3Hz.vhdl Image: Counter_updn_n_bit_de10.vhdl Image: Counter_updn_n_bit_tb.vhdl Image: Counter_updn_n_bit_vhdl Image: Counter_updn_n_bit_vhdl Image: Setup_example.sdc Task Image: Counter_updn_n_bit_vhdl Image: Counter_updn_n_bit_vhdl</th><th>1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 14 15 16</th><th>₫ ≣ ≣ ▶ ▶ ▶ 0 ╲ ┞</th><th>267 268</th><th>Ē</th><th></th><th>e nd Controllers herals</th></pc<></pcomple>	Files Image: Clk_3Hz.vhdl Image: Counter_updn_n_bit_de10.vhdl Image: Counter_updn_n_bit_tb.vhdl Image: Counter_updn_n_bit_vhdl Image: Counter_updn_n_bit_vhdl Image: Setup_example.sdc Task Image: Counter_updn_n_bit_vhdl Image: Counter_updn_n_bit_vhdl	1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 14 15 16	₫ ≣ ≣ ▶ ▶ ▶ 0 ╲ ┞	267 268	Ē		e nd Controllers herals
Type ID Message 125061 changed top-level design entity name to "Counter_updn_n_bit" 12036 Successfully launched NativeLink simulation (quartus_sh -t "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl" - iveLink execution see the NativeLink log file D:/GDrive/MSOE/Common/Quartus_Projects/Common_Project/Setup_example_nati ign entity name to "Counter_updn_n_bit_de10" System (4) Processing (14)	 Compile Design Analysis & Synthesis Edit Settings All All All 	> v c	68 Eind 66 Find Ne <u>s</u> t		× >	Vniversity Program Search for Partner IP Add	
System (4) Processing (14)	Type ID Message	lesign entity name to	"Counter_updn_n_bit"				
	lew file is visible	eed NativeLink simulat iveLink execution s ign entity name to	ion (quartus_sh -t "c:/intelfpga_lite/18.0 ee the NativeLink log file D:/GDrive/MSOE/ "counter_updn_n_bit_de10"	/quartus/c Common/Qua	common/tcl/inter artus_Projects/C	nal/nativelink/qnatives ommon_Project/Setup_exa	im.tcl" - mple_nati

Create 3Hz clock divider

```
-- clk_3hz.vhdl
-- created 2/20/18
-- tj
 -- rev 0
-- 3Hz clock divider for use with DE10 Labs
-- assumes a 50MHz external clock
-- Inputs: rstb, clk_50MHz
-- Outputs: clk_out
library ieee;
use ieee std_logic_1164 all;
use ieee.numeric_std.all;
entity clk_3hz is
   port (
          `i_clk_50MHz : in std_logic;
i_rstb : in std_logic;
          o_clk_3Hz : out std_logic
   );
end entity;
```

Create 3Hz clock divider

```
architecture behavioral of clk_3hz is
   -- constants and parameters
   constant INPUT_FREQUENCY: natural := 50_000_000;
   constant OUTPUT_FREQUENCY: natural := 3;
   constant CLKS_PER_HALF_PERIOD: signed(24 downto 0) := to_signed(((INPUT_FREQUENCY / 2) / OUTPUT_FREQUENCY), 25);
   -- internal signals
   signal cnt: signed(24 downto 0);
   signal clk_sig: std_logic;
begin
   process(i_clk_50MHz, i_rstb)
      begin
      -- reset
      if (i_rstb = '0') then
         cnt <= (CLKS_PER_HALF_PERIOD - 1);</pre>
         clk_sig <= '0';
      elsif (rising_edge(i_clk_50MHz) ) then
         cnt <= cnt - 1;
         -- check if half way
         if (cnt < 0) then
            cnt <= ((CLKS_PER_HALF_PERIOD - 1) - 1);</pre>
            clk_sig <= not clk_sig;
         end if:
      end if:
   end process;
   -- Output logic
  o_clk_3Hz <= clk_sig;
end behavioral:
```

© tj

- Compile
 - Check the design syntax, create RTL, Place and Route
 - Processing \rightarrow Start Compilation



- Compile
 - Check the Flow Summary



- Verify the RTL
 - Tools → Netlist Viewers → RTL Viewer



Note: this IS NOT sufficient for a design report – you need to show RTL for all blocks you created

© tj



Program the board

Start

- Connect the DE10 board to computer
- Tools → Programmer
 - Point to the compiled output file xxxx.sof

着 Hardware Setu	p USB-Blaster [USB-0]	Mode:	JTAG	•	Progress:	1	00% (Suc
Enable real-time	File	pgramming when av	Checksum	Usercode	Program/	Verify	Blank-
Stop	output_files/Setup_exa	10M50DAF484	002756F9	002756F9	Configure		Check
Auto Detect							
Add File	1						
Change File							
Add Device							
, bound	10M50DAF4	484					

- Verify Operation
 - video

