

## Last updated 7/20/23

- Your simulation showed your design works but your hardware does not work
  - Debug options
    - Review test coverage of simulations
    - Add signals to the design and bring them out to pins to see them
    - Signal Tap


- SignalTap II
  - Embedded Logic Analyzer
  - System-level debugging tool that captures and displays signals




- SignalTap II
  - This modifies our baseline design
    - Potentially impacts timing
    - Potentially impacts implementation
  - Not an issue for our simple designs



- SignalTap II
  - Uses on-device memory to store samples
    - Allows high speed data storage
    - Uses up some available memory




- SignalTap II
  - Incremental Flow




6

- The SignalTap II
  - Simple Example Switches tied to LEDs

Monitor the internal switch signals





- The SignalTap II
  - Open a SignalTap Logic Analyzer file
  - File → New → SignalTap Logic Analyzer file



gnalTap II a SignalTap Logic Analyzer file	ignore these
************************************	
auto_signaltap_0       Lock mode:       Allow all changes       Signal Configuration:       ×         Image: Signal Configuration:       Image: Conditions of the conditis of the conditions of the conditions of the conditis of the cond	
F Data     Setup         Hierarchy Display:     X         Bauto_signaltap_0	
Image: Signaltap_0         0%         00:00:00	

- The SignalTap II
  - Save the file
  - Click OK when it complains "Input Data and Trigger is empty"
  - Click yes to enable the file





- Under Assignments → Settings → SignalTap Logic ...
  - Check/uncheck enable to enable/disable SignalTap
  - You can change the current SignalTap file

General       Files         Libraries       Specify compilation options for the Signal Tap Logic Analyzer.         V IP Settings       IP Catalog Search Locations         Design Templates       Signal Tap Logic Analyzer         V Operating Settings and Conditions       Stignal Tap File name:         Stignal Tap File name:       Stignal Tap Logic Analyzer	Category:	Device/Board
Compilation Drocess Estings	Files Libraries IP Settings IP Catalog Search Locations Design Templates Operating Settings and Conditions Voltage Temperature	Specify compilation options for the Signal Tap Logic Analyzer.

- Select nodes to monitor
  - Double click in the node window

auto_	signalta	p_0	Lock mode:	🚅 Allow all chan	ges 🔻
		Node	Data Enable	Trigger Enable	Trigger Conditions
Type	Alias	Name	0	0	1 Basic AND 🔻

- Expand the top section arrows or right
- Select pre-synthesis under filter
- Make sure your design is listed under Look in

🟸 Node Finder			×
Named: *		~	List
Options Fifter: Signal Tap: pre-synthesis	>		▼ Customize
Look in: signaltap_example_de10	>	✓ ✓ Include subentities	Hierarchy view
Matching Nodes:	+: -:	Nodes Found:	
Name	Assignments 👘	Name	Assignments

© ti

- Click List
  - All the nodes in your design will be listed

Node Finder							×
lamed: *							st
Options							
Filter: Sign	al Tap: pre-synthesis					▼ C	ustomize
Look in: sig	naltap_example_de10			×	🗹 Include suben	tities 🗹 Hie	archy view
1atching Node	s:	+: -:		Nodes Found:			
	Name	Assignments	¢]		Name	Ass	ignments
signaltap_exan	nple_de10						
	_50	PIN_P11					
	)]~reg0	Unassigned					
LEDR[1	I]~reg0	Unassigned					
👆 LEDR[2	?]~reg0	Unassigned					
👆 LEDR[3	3]~reg0	Unassigned	>				
LEDR[4	4]~reg0	Unassigned	>>				
👆 LEDR[5	ō]~reg0	Unassigned	<				
LEDR[6	ō]~reg0	Unassigned	<<				
LEDR[7	7]~reg0	Unassigned					
LEDR[8	3]~reg0	Unassigned					
LEDR[9	9]~reg0	Unassigned					
> 👑 Ledr		Unassigned					
> <mark>ề</mark> sw		Unassigned					
<		>	Į.	<			>
						Insert	Close

 Expand the SW node and copy them to the right window and then insert

🕫 Node Fir	nder						×
Named:	*					~	List
Options Filter:	Signal Tap: pre-synthesis						▼ Customize
Look in:	signaltap_example_de10					✓ ✓ Include subentities	Hierarchy view
Matching	Nodes:	±:	=:		Nod	es Found:	
	Name	Assignments	^	¢]		Name	Assignments
👘 🖕 u	EDR[8]~reg0	Unassigned			in	SW[0]	PIN_C10
👘 👆 🗉	EDR[9]~reg0	Unassigned			in_	SW[1]	PIN_C11
> 👑 u	EDR	Unassigned			in_	SW[2]	PIN_D12
🗡 🏲 s	W	Unassigned			in_	SW[3]	PIN_C12
in	– SW[0]	PIN_C10			in_	SW[4]	PIN_A12
in	– SW[1]	PIN_C11		>		SW[5]	PIN_B12
in	– SW[2]	PIN_D12		>>	in 📥	SW[6]	PIN_A13
in	– SW[3]	PIN_C12		<	in_	SW[7]	PIN_A14
in	– SW[4]	PIN_A12		<<	in_	SW[8]	PIN_B14
in	– SW[5]	PIN_B12			in_	SW[9]	PIN_F15
in	– SW[6]	PIN_A13					
in	– SW[7]	PIN_A14					
in	– SW[8]	PIN_B14					
	🛏 SW[9]	PIN_F15	v				
<		>		[+	<		>
						In	sert Close

- Note the sample depth this is how many data points to keep
- Select "..." beside the clock entry box

ance Manager: 📉 😥	Status	G configuration		Memory: 1280	mall: 0/0	Medium: 1	/182 L		onfiguration: No de			
auto_signaltap_0	Not running				blocks	1 blocks	02 0	Hardware:		7	Setup	
auto_signattap_o	Notraining		To ceas	1200 013	DIOCKS	T DIOCKS	Ŭ	Device: No	one Detected	~	Scan Chai	n
								>> SOF Ma	nager 🛓 🔒			
							>	00110				-
auto_signaltap_0		Lock mode:	Allow all char	nges	•	Si	gnal Confi	zuration:			-	1
Nod	e	Data Enable		-	5			,			<u> </u>	١
ype Alias	Name	10	10	1 Basic AND		C	lock:					J
Sw[0]							Data				$\sim$	1
SW[1]		$\checkmark$					Complexity		RAM ppe: Auto		•	
SW[2]					_		Sample de	pth: 128 🔻	RAM pe: Auto		•	
SW[3]					_			tell and	mple segments		Ψ.	
SW[4]					_		Nadas Alla	cated:  Auto	o O Manua	t: 10	<b></b>	
sw[5]					_			_	5 O Manua	10	Y	
SW[6]					_		Pipeline Fa	actor: 0			•	
SW[7]					-		Storage	nualifier				
SW[8]					-		-					
SW[9]							Туре:	Continu 🔛	ious		-	
							Input po	rt				
						<	Nodes A	llocated: 💿 Au	uto 🔿 Manua	al: 10	÷ •	
-						×.					,	
🎘 Data 🛛 🐺 Setup												_
	×											<
ierarchy Display: 🗹 🏓 signaltap_example		] Data Log: 📴										

Copy the CLOCK\_50 signal over to the right window

Node Fir	nder				×
Named:	8			~	List
Options					
Filter:	Signal Tap: pre-synthesis				▼ Customize
Look in:	signaltap_example_de10			✓ … ✓ Include subentities	Hierarchy view
Matching	Nodes:	+: -:		Nodes Found:	
	Name	Assignments	¢]	Name	Assignments
signaltap	_example_de10			CLOCK_50	PIN_P11
in_ C	LOCK_50	PIN_P11			
👆 📙	EDR[0]~reg0	Unassigned			
8 <b>–</b> LI	EDR[1]~reg0	Unassigned			
🖁 👆 🔒	EDR[2]~reg0	Unassigned			
- 🏪 LI	EDR[3]~reg0	Unassigned	$\mathbf{\mathbf{U}}$		
- 🏪 U	EDR[4]~reg0	Unassigned	>>		
- 🏪 U	EDR[5]~reg0	Unassigned	<		
- 🏪 LI	EDR[6]~reg0	Unassigned	<<		
- 🏪 LI	EDR[7]~reg0	Unassigned			
👘 👆 🖬	EDR[8]~reg0	Unassigned			
8 👆 🕹	EDR[9]~reg0	Unassigned			
> 🎬 ц	EDR	Unassigned			
> 造 S	w	Unassigned			
<		>	Į.	<	>
				o	K Cancel

- Setup the data capture trigger(s)
  - There are a number of simple and complex triggering mechanisms available
  - Select Basic AND in the pull down
  - Right click on the right column of sw0 and select falling edge
  - Right click on the right column of sw1 and select high (1)

auto_	signal	tap_0	Lock mode:	📫 Allow all chan	ges 🔻	111111
		Node	Data Enable	Trigger Enable	Trigger Conditions	
Туре	Alias	Name	10	10	1 🗹 Basic AND 🔻	
т П		SW[0]	$\checkmark$		$\sim$	<b>-</b> ·
in 🛉		SW[1]	$\checkmark$		1	Irigger on
in		SW[2]				C(M/(1)) high
in 📕		SW[3]				Trigger on SW(1) high
in		SW[4]				AND
in		SW[5]				AND
in		SW[6]		$\checkmark$		SW(0) ↓
in_		SW[7]				J VV (U) V
in		SW[8]				
in		SW[9]				

- Connect the DE10 Board
  - Select Setup in the upper right hand corner of the SignalTap window
  - Select the USB-Blaster
  - Save

	×	JTAG Chair	n Configuration: JTAG ready	×
ium: 1/182	Ŀ	Hardware:	USB-Blaster [USB-0]   Setup	
ocks	0	Device:	@1: 10M50DA(. ES)/10M50DC 🔻 Scan Cha	in
_	>	>> SOF	Manager.	
Signal	Confi	guration:	×	

ardware Settings JTAG Settings elect a programming hardware setup to use when programming devices. This programming ardware setup applies only to the current programmer window. urrently selected hardware: USB-Blaster [USB-0] Available hardware items Hardware USB-Blaster Server Port Add Hardware USB-Blaster Local USB-0 Remove Hardware	Hardware Setup						
ardware setup applies only to the current programmer window. urrently selected hardware: USB-Blaster [USB-0] Available hardware items Hardware USB-Blaster USB-Blaster Local USB-0	lardware Settings	JTAG S	Settings				
Available hardware items           Hardware         Server         Port         Add Hardware           USB-Blaster         Local         USB-0						devices. T	his programming
USB-Blaster Local USB-0	-		USB-Bla	aster (USB-C	)]		

- Recompile
  - In the main Quartus window compile your design
  - You will see the SignalTap modules along with your own design

<			- T
× 5 4	All	<ul> <li>Image: Second secon</li></ul>	
=	туре	ID Message	
-	0	11172 Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"	
	0	11172 Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files	
	0	11171 Finished IP generation for the debug fabric: alt_sld_fab.	
	> 0	12021 Found 1 design units, including 1 entities, in source file db/ip/sldc8b6bda1/alt_sld_fab.v	
	> 0	12021 Found 1 design units, including 1 entities, in source file db/ip/sldc8b6bda1/submodules/alt_sld_fab_alt_sld_fab.v	
	> 0	12021 Found 1 design units, including 1 entities, in source file db/ip/sldc8b6bda1/submodules/alt_sld_fab_alt_sld_fab_ident.sv	
	> 0	12021 Found 1 design units, including 1 entities, in source file db/ip/sldc8b6bda1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv	
	> 0	12021 Found 2 design units, including 1 entities, in source file db/ip/sldc8b6bda1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd	
	> 0	12021 Found 1 design units, including 1 entities, in source file db/ip/sldc8b6bda1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv	
ន	n	286031 Timing-Driven Synthesis is running on partition "Top"	
age 1	<		
Mess	System	n (5) Processing (46)	

Program the board

#### Review resources

#### Flow Summary

#### <<Filter>>

Flow Status

**Ouartus Prime Version** 

Revision Name

Top-level Entity Name

Family

Device

Timing Models

Total logic elements

Total registers

Total pins

Total virtual pins


Total memory bits

Embedded Multiplier 9-bit elements

Total PLLs

UFM blocks

ADC blocks



18.0.0 Build 614 04/24/2018 SJ Lite Edition

signaltap\_example signaltap example de1 **MAX 10** 10M50DAF484C7G Final 650 / 49,760 (1%)

#### 21 360 (6%)

#### (1,280)1,677,312 (<1%)

0/288(0%)

0/4(0%)0/1(0%)

0/2(0%)

Our design has 10 registers and

21 pins – everything else is part of SignalTap

╘╴┲┲╴

▆ᠴ<sub>ᠯ</sub>ᠣ᠆ᢛ᠊ᢩᠮᢆᠣ᠊ᢣᠣ᠊ᢩᡌᢆᡨᡀ



te-

╗╢

- Verify your design
  - Each switch is coupled to an LED via a register clocked at 50MHZ
  - Toggle the switches and see the LEDs turn on and off
    - It appears instantaneous due to the clock speed

- Start the analysis
  - Reset the switches to 0's
  - In the SignalTap window select Processing → Run Analysis

🥍 Signal Tap Logic Analyzer - D:/GDrive/MSOE/19_Q1_EE3921/Projects/SignalTap_Example/signaltap_example - signaltap_example - [stp1.stp]* – 🛛 🗙										
Elle Edit View Project Processing Tools Window Help										
○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○										
Instance Manager: 📉 🔊 🔳 🛄 Acquisition in	i progress			×	JTAG Chain Configuration: JTAG ready ×					
Instance Status	Enabled LEs: 518	8 Memory: 128	0 Small: 0/0	Medium: 1/182 L	Hardware: USB-Blaster [USB-0]					
🕄 auto_signaltap_0 Waiting for trig	Hardware: USB-blaster [USB-0] Setup									
					Device: @1: 10M50DA(. ES)/10M50DC Scan Chain					
<				>	>> SOF Manager.					
					· · · · · · · · · · · · · · · · · · ·					
trigger: 2018/08/18 15:55:53 #1	Lock mode: Al	llow all changes	~	Signal Confi	guration: ×					
Node	Data Enable Trig	gger Enable Trigger Co	ditions		<b>^</b>					
Type Alias Name	10	10 1 Basic /	ND Y	Clock: CLO	DCK_50					
\$ SW[0]				Data						
\$ SW[1]		☑ 1		Sample de	epth: 128 🔻 RAM type: Auto 💌					
\$ SW[2]				Sample de	Put 120 Norrype. Auto					
\$ SW[3]				Segme	ented: 2 64 sample segments					
\$ SW[4]				Number Alls	ocated:  Auto Manual: 10					
\$w[5]				Nodes Allo	ocated: Auto O Manual: 10 👻					
\$W[6]				Pipeline Fa	actor: 0 🔻					
*         Sw[3]           *         Sw[4]           *         Sw[6]           *         Sw[6]           *         Sw[6]           *         Sw[6]				Storage	qualifier					
				Storage						
5w[9]				Type:	Continuous 🔻					
				Input po	ort					
				Nodes A	Allocated: O Auto O Manual: 10					
Data 👼 Setup										
	ata Log: 📴				X					
✓ ● signaltap_example_de10     Image: Signaltap_0										


#### No trigger condition met yet

- Start the analysis
  - Toggle some switches nothing should happen in SignalTap
  - Set SW(1) to '1' and toggle SW(0) from '1' to '0'

🏸 Signal Tap Logic Analyzer - D:/GDrive/MSOE/19_Q1_EE3921/Projects/SignalTap_Example/signaltap_example - signaltap_example - [stp1.stp]* – 🛛 🖓											$\times$			
<u>F</u> il	<u>File Edit View Project Processing Tools Window Help</u>										.com	6		
□ つ C 張 to      □														
Ins	Instance Manager. 🍢 😥 🔳 🔛 Ready to acquire 🛛 X JTAG Chain Configuration: JTAG ready												×	
Ins	tance	•		Status	Enabled	LEs: 518	Memory: 1280	Small: 0/0	Medium: 1/182	2 L	Hardware: USB-Blaster [USB-0]	•	Setup.	
	<b>.</b>	auto_si	gnaltap_0	Not running		518 cells	1280 bits	0 blocks	1 blocks	0	Device: @1: 10M50DA(. ES)/	10M50DC -	Scan Ch	nain
<	Type	Alias	SW[0] SW[1]	(0:2:57.1 elapsed) # me	-16	<b></b>	Signals	are ca	-		our switch set	tings	.9411	12
F	*         sw[2]           *         sw[3]           *         sw[4]													
	\$w[4]       \$w[5]       \$w[6]   The system is always collecting data													
	sw[7]       It overwrites the data until the trigger conditions are met         sw[8]       It keeps a little bit of data from before the trigger													

- Example 2
  - Mod10 Counter with LED outputs
  - Running at full speed impossible to see on LEDs

H
signaltap_example2_de10.vhdl
by: johnsontimoj
created: 8/18/18
version: 0.0
 Mod 10 up counter 
library ieee; use ieee.std_logic_1164.all;
entity signaltap_example2_de10 is
<pre>port ( CLOCK_50 : IN STD_LOGIC; SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0); LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)</pre>
end entity;
COMPANY AND



Signal Tap Logic Analyzer - D:/GD	rive/MSOE/19_0	Q1_EE3921/Project	s/SignalTap_Exar	mple/signaltap_e	xample - signalta	p_example (stp	2.stp]*		_	
e <u>E</u> dit <u>V</u> iew <u>P</u> roject P <u>r</u> oce	ssing <u>T</u> ools	<u>W</u> indow <u>H</u> elp							Search altera	.com 🧕
音 🖯 C 📑	ž 💏 🕨	> 🖹 📿	)							
	Ready to a						×	JTAG Chain Configuration: JTAG	G ready	×
	Status		s: 472	Memory: 768	Small: 0/0	Medium: 1/	182 L	Hardwige: USB-Blaster [USB-0]	· ·	Setup
🔝 auto_signaltap_0	Not running	✓ 47	2 cells	768 bits	0 blocks	1 blocks	0			
								Device: @1: 10M50DA(. ES)/	10M50DC •	Scan Chain
							>	>> SOF Manager: 🚢 🗍		
			O Alley H. 1		<b>•</b>					
trigger: 2018/08/20 11:22:09 #1 Node		Lock mode: Data Enable	Allow all cha			Sig	nal Config	guration:		×
Type Alias Name	e	6	6	1  Basic AND		Cl	ocl. CLO	ск_50		
* EDR[0]							Data			
LEDR[1]				<u>88</u>			Sample de	epth: 128 🔻 RAM type: Auto		-
LEDR[3]				(		[	Segme	ented: 2 64 sample segments		~
LEDR[4]			y V				Nodes Allo	ocated:  Auto Manua	al: 6	*
							Pipeline Fa	actor: 0		-
							Storage o			
							Type:	Continuous		•
							Input po			
						<	Nodes A	Illocated: O Auto O Manu	al: 6	÷ ×
🎘 Data 🛛 🐺 Setup										
lierarchy Display:	×	Data Log: 📴								×
🗹 🍨 signaltap_example2_de1	0	auto_signalt	ap_0							

ELE 3510

#### • Compile, Program and Run Analysis

🟸 Signal Tap I	🏸 Signal Tap Logic Analyzer - D:/GDrive/MSOE/19_Q1_EE3921/Projects/SignalTap_Example/signaltap_example - signaltap_example - [stp2.stp]* - 🗆 X										
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> roject P <u>r</u> ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp										Search altera	a.com 🌖
Instance Manag	Instance Manager. 🍡 😥 🔳 🔯 Ready to acquire 🛛 🕹 JTAG Chain Configuration: JTAG										×
Instance		Status	Enabled	LEs: 472	Memory: 768	Small: 0/0	Medium: 1/182	Ŀ	Hardware: USB-Blaster [USB-	0] 🔻	Setup
🔝 auto_sią	gnaltap_0	Not running		472 cells	768 bits	0 blocks	1 blocks	0			
									Device: @1: 10M50DA(. E	5)/10M50DC 🔻	Scan Chain
<							_	>	>> SOF Manager: 👗 🕕		
•									]		
log: Trig @ 2	018/08/20 11:42:14	(0:0:6.1 elapsed)				clic	ck to insert time b	oar			
Type Alias	Na	me	-16 -8		16 24	43 <u>2</u>	48 5	56	6 <mark>4 72 8ρ ε</mark>	38.96	104 112
	LEDR[0]			www	nnnn	www	www	າກ	սոսուսուսու	www	MMM
	LEDR[1]		_ <b></b> _					Д			
	LEDR[2]										┙╘╢║
	LEDR[3] LEDR[4]										
	LEDR[5]		-								
			_	•							

#### • Review resources

Flow Summary			
< <filter>&gt;</filter>			
Flow Status	Successful - Fri Se	ep 28 09:23:41 2018	
Quartus Prime Version	18.0.0 Build 614 0	04/24/2018 SJ Lite Edition	
Revision Name	signaltap_example	e	
Top-level Entity Name	signaltap_example	e2_de10	A DESCRIPTION OF THE R.
Family	MAX 10		
Device	10M50DAF484C7	ic.	
Timing Models	Final	Our design has 4	registers, a little logic
Total logic elements	588/49,760 (19	and 21 pins – eve	rything else is part
Total registers	437	•	
Total pins	21/360(6%)	of SignalTap	
Total virtual pins	0		The state of the s
Total memory bits	768 / 3677,312 (	< 1 % )	The second second second
Embedded Multiplier 9-bit elements	0/288(0%)		The Country of the State
Total PLLs	0/4(0%)		and the second second second second
UFM blocks	0/1(0%)		
ADC blocks	0/2(0%)		
			and the second second second
			I I I I was not a surrow in some