


# Single Cycle Processor Intro

Last updated 7/18/23

# Single Cycle Processor - Intro

- Processor Architecture
  - Harvard – separate Instruction and Data memory paths




# Single Cycle Processor - Intro

- RISC Instruction set
  - 2 basic types of instructions
    - Register based instructions
    - Memory instructions
  - Register Instructions
    - Only require access to the internal registers
      - Arithmetic
      - Logical
      - Control
  - Memory Operations
    - Read or write to memory/registers

# Single Cycle Processor - Intro

- Instruction Execution



# Single Cycle Processor - Intro

- Instruction Sequencing
  - Program Counter (PC)
    - Register that holds the NEXT instruction memory location to be fetched
    - Provides the address for the instruction memory read
    - Typically the register is incremented each clock cycle
      - Incremented by the size of an instruction
      - e.g. for a 16 bit instruction word the PC would be incremented by 2

# Single Cycle Processor - Intro

- Instruction Sequencing
  - Program control
    - Linear flow – increment PC normally
    - Function call
      - Store the “planned” next instruction address somewhere
      - Place the first instruction address for the function in the PC
      - Execute linearly in the function until done
      - Restore the “planned” next instruction address

# Single Cycle Processor Intro

- 1 line of code

$a = b + c;$

The compiler turned the single line into 7 instructions

The compiler has assigned

**b** to memory location 4000


**c** to memory location 4004

**a** to memory location 4008

Mem loc	Instruction	Encoding	action
1000	ldi R1, 4000	90	Load loc for B into R1
1002	ld R2, mem(R1)	11	Put value at loc for B in R2
1004	ldi R1, 4004	92	Load loc for C into R1
1006	ld R3, mem(R1)	12	Put value at loc for C in R3
1008	add R2, R3, R4	27	$R4 \leftarrow R2 + R3$
100A	ldi R1, 4008	84	Load loc for A into R1
100C	st mem(R1), R4	21	Put value of R4 into loc for A

# Single Cycle Processor - Intro

- Simplified Block Diagram






# Single Cycle Processor - Intro

- Status

- Data locations filled by previous commands
- PC currently pointing to Instruction memory location 1000



R1 ??  
R2 ??  
R3 ??  
R4 ??

100C 21  
100A 84  
1008 27  
1006 12  
1004 92  
1002 11  
1000 90


4008 ??  
4004 9  
4000 5

# Single Cycle Processor - Intro

- First Instruction (fetch)

**Control** puts a memory location (1000) on the address bus along with a read signal

**Instruction** memory returns the value at that location (90)



R1 ??  
R2 ??  
R3 ??  
R4 ??

100C	21
100A	84
1008	27
1006	12
1004	92
1002	11
1000	90

4008	??
4004	9
4000	5


10

PC →

# Single Cycle Processor - Intro

- First Instruction (decode)


**Control** decodes the word returned by the memory and prepares to execute a pre-defined sequence of events 90 → Idi R1, 4000



# Single Cycle Processor - Intro

- First Instruction (execute)


Does nothing for this instruction



# Single Cycle Processor - Intro


- First Instruction (mem)

Does nothing for this instruction



# Single Cycle Processor - Intro


- First Instruction (write back)



# Single Cycle Processor - Intro

- New Fetch

Fetch:  $\rightarrow 1002 \leftarrow 11$   
 Decode:  $11 \rightarrow \text{ld R2, mem(R1) ld R2, mem(R1)}$   
 Execute: idle  
 MEM: value at location in R1(4000)  $\leftarrow (5)$   
 Writeback: stores value in R2 (5)



R1 4000  
 R2 5  
 R3 ??  
 R4 ??

100C	21
100A	84
1008	27
1006	12
1004	92
1002	11
1000	90


4008	??
4004	9
4000	5

PC  $\rightarrow$

# Single Cycle Processor - Intro

- New Fetch

Fetch: → 1004 ← 92  
 Decode: 92 → Idi R1, 4004  
 Execute: idle  
 MEM: idle  
 Writeback: stores value in R1 (4004)



R1 4004  
 R2 5  
 R3 ??  
 R4 ??

100C	21
100A	84
1008	27
1006	12
PC → 1004	92
1002	11
1000	90


4008	??
4004	9
4000	5



# Single Cycle Processor - Intro

- New Fetch

Fetch:  $\rightarrow 1006 \leftarrow 12$   
 Decode:  $12 \rightarrow \text{ld R3, R1, \#12, mem(R1)}$   
 Execute: idle  
 MEM: value at location in R1(4004)  $\leftarrow (9)$   
 Writeback: stores value in R3 (9)



R1 4004  
 R2 5  
 R3 9  
 R4 ??


100C	21
100A	84
1008	27
PC $\rightarrow$ 1006	12
1004	92
1002	11
1000	90

4008	??
4004	9
4000	5

# Single Cycle Processor - Intro

- New Fetch

Fetch:  $\rightarrow 1008 \leftarrow 27$   
 Decode:  $27 \rightarrow$  add R2, R3, R4  
 Execute: adds R2 + R3  $\rightarrow 14$   
 MEM: idle  
 Writeback: stores value in R4 (14)



R1 4004  
 R2 5  
 R3 9  
 R4 14

100C	21
100A	84
1008	27
1006	12
1004	92
1002	11
1000	90


PC  $\rightarrow$

4008	??
4004	9
4000	5

# Single Cycle Processor - Intro

- New Fetch

Fetch: → 100A ← 84  
 Decode: 84 → Idi R1, 4008  
 Execute: idle  
 MEM: idle  
 Writeback: stores value in R1 (4008)




R1 4008  
 R2 5  
 R3 9  
 R4 14

PC →	100C	21		
	100A	84	4008	??
	1008	27	4004	9
	1006	12	4000	5
	1004	92		
	1002	11		
	1000	90		

# Single Cycle Processor - Intro

- New Fetch

Fetch:  $\rightarrow 100C \leftarrow 21$   
 Decode:  $21 \rightarrow st R1, R4 \quad st mem(R1), R4$   
 Execute: idle  
 MEM:  $R4(14) \rightarrow location in R1(4008)$   
 Writeback: idle



R1 4008  
 R2 5  
 R3 9  
 R4 14

PC	100C	21
	100A	84
	1008	27
	1006	12
	1004	92
	1002	11
	1000	90

4008	14
4004	9
4000	5

# Single Cycle Processor - Intro

- Our Processor: Functionality
  - Harvard Architecture
  - RISC – Load/Store Instruction Set
  - 16 bit instruction words
  - 4 – 8 bit data registers available for executing instructions (A-B-C-D)
  - Support for 16 instructions (11 used)
  - 3 – memory based instructions

# Single Cycle Processor - Intro

- Our Processor

