

# VHDL

Last updated 7/13/23

# VHDL

- VHDL
- VHSIC Hardware Description Language
- Very High Speed Integrated Circuit

# VHDL

- Early Development

- Department of Defense
- 1983-1985 (first release)
- IEEE standard version - 1987
- Developed by committee
  - Many DOD contractors involved
- 2 goals
  - Document Integrated Circuits
  - Simulate Integrated Circuits
  - Both goals allowed the DOD to move designs from one contractor to another contractor if needed

Note: No requirement for **synthesis** in the early development  
VHDL contains many elements that are focused on documentation and design  
These elements **CANNOT** be used to create logic

# VHDL

- Advances
  - Private companies created tools to synthesize logic from the VHDL descriptions
    - Mentor Graphics
    - Synopsis
    - Cadence
    - Intel/Altera
    - Xylinx
  - Additional signal types and libraries were added
    - Multi-level logic, unknown
    - std\_logic, signed, unsigned, ...

Note: Once synthesis was introduced – the language was effectively broken into 2 parts  
Synthesizable VHDL  
Un-synthesizable VHDL



# VHDL

- Major Releases
  - 1985 – baseline
  - 1987 – first IEEE release
  - 1994
  - 2000
  - 2002
  - 2009 – called VHDL 2008

Note: Most – but not all – tools now support the 2008 version

# VHDL

- Alternatives
  - VHDL – primarily used by DOD/Government contractors
  - Verilog
    - More concise – but similar capabilities
    - Used by commercial developers
  - System Verilog
    - Verilog with additional Object-Oriented constructs
  - SystemC
    - C++ (object oriented) class library with objects designed to simulate and synthesize logic systems
    - Especially effective for very large/complex systems

Note: Many simulation and synthesis tools will accept code from more than one language  
Sometimes in the same design