## **VHDL Constants**

Last updated 8/20/24

## **VHDL Constants**

- Constants in VHDL are values that cannot change
  - Can be std\_logic, std\_logic\_vectors, signed, or unsigned for signals (synthesizable)
  - Can be any other valid VHDL type for calculation purposes
    - Must be compile time calculations
  - Can be used like a generic for the purpose a setting a value once and using it multiple places
    - Cannot be changed during instantiation
    - Format: constant name : type := value;

the value may be a calculation based on other constants or generics but cannot be based on a signal (must be known at compile time)

## **VHDL Constants**

## Examples