Last updated 9/19/23

- Four major VHDL memory solutions
  - Mux based
    - Only applicable for ROMs
  - FlipFlop based
    - Very large only acceptable for very small memories
  - Inferred
    - Memory is implemented in a pre-built memory block
      - Memory block must exist in the platform
      - Tightly coupled memory small but very fast
      - General memory large and not as fast
  - External
    - The memory interface is implemented
    - The memory itself is a separate chip

- VHDL solution for memories
  - An array of std\_logic\_vectors
  - Coded just like the non-optimized long array of data words

N words x M bits/word

N array elements x SLV

- Array construct
  - New type, that has array type as its basis
     type my\_new\_type is array (0 to depth) of some\_vhdl\_type
- Memory construct
  - Uses std\_logic\_vector
    - No understanding of the values (signed/unsigned) is assumed, just bits

type my\_memory is array (0 to depth) of std\_logic\_vector((wordwidth - 1) downto 0);

- ROM mux based
  - Read only

16 word, 16b/w (2B/w) ROM

Memory values stored as constants

```
-- rom_muxbased_constants.vhdl
                                             architecture behavioral of rom muxbased constants is
-- created 4/25/17
                                                -- ROM structure
-- tj
                                                type rom_type is array (0 to (mem_depth - 1)) of std_logic_vector ((mem_width - 1) downto 0);
-- rev 0
                                                ROM contents
                                                constant my_ROM: rom_type:=
                                                                                  Special exception to "no initialization"
                                                  0 => X"C010"
-- Mux based rom with constants for values
                                                   1 => X"C04A"
                                                                                    notice the frowny face :=(
                                                   2 => X"5180"
                                                   3 => X"02C0'
                                                                                  We can assign values := because
-- inputs: addr
-- outputs: data
                                                   8 => X"2E40"
                                                                                  they are constant – just tying
                                                   9 => X"6B00"
                                                  10 \Rightarrow X"F000",
library ieee;
                                                                                  a wire high or low in the hardware
use ieee std_logic_1164.all;
                                                   others => X"F000"
use ieee.numeric_std.all;
use ieee.math_real.all;
entity rom_muxbased_constants is
                                                o_data <= my_ROM(to_integer(unsigned(i_addr)));
   generic(
      mem_width: positive := 16;
                                             end architecture;
      mem_depth: positive := 16
   port(
         i_addr: in
                        std_logic_vector(((integer(ceil(log2(real(mem_depth))))) - 1) downto 0);
         o_data: out std_logic_vector((mem_width - 1) downto 0)
end entity:
```


Calculating the # of address bits based on the mem-depth - see next slide


- ROM mux based
  - Address bit calculation

```
std_logic_vector(((integer(ceil(log2(real(mem_depth))))) - 1) downto 0);
    i_addr: in
mem_depth
                                        only makes sense to be an integer
real(mem depth)
                                        turns it into a real number (not an int)
log2(real(mem_depth))
                                        calculates the log base 2
                                                    requires a real input
                                                    provides a real output
ceil(log2(real(mem_depth)))
                                        rounds up (next largest whole real number)
                                                    provides support for non-2<sup>N</sup> sizes
                                                   24 \rightarrow 4.585 \rightarrow 5.0
integer(ceil(log2(real(mem_depth))))
                                        converts the real to an integer
                                                    must be integer to use as index
```

- ROM mux based
  - Memory values stored as constants

Modelled as 1 mux per bit in the word





- SRAM flipflop based
  - Using flipflops as our memory storage element
  - The inferred memories on our FPGA all require synchronous read paths
    - To force a flipflop based memory the read path must be asynchronous
  - Since we want flipflops, we must have some clock controlling the memory
    - Make the write path synchronous
    - Outputs of the flipflops are always available

SRAM – flipflop based

64 word, 32b/w (4B/w) FF based SRAM

• 64 x 32b

```
-- sram_regbased.vhdl
 -- created 4/25/17
-- tj
-- rev 0
 -- synchronous RAM built with registers
-- Inputs: clk, addr, we_b, data_in
-- Outputs: data_out
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee math_real.all;
entity sram_regbased is
   generic(
      mem_width: positive := 32;
      mem_depth: positive := 64
   );
   port(
      i_clk:
                        std_logic;
      i_we_b:
      i_addr:
                        std_logic_vector(((integer(ceil(log2(real(mem_depth))))) - 1) downto 0);
                        std_logic_vector((mem_width - 1) downto 0);
      i_data_in: in
      o_data_out: out std_logic_vector((mem_width - 1) downto 0)
end entity:
```


```
architecture behavioral of sram_regbased is
   -- create type
   type sram_type is array (0 to (mem_depth - 1)) of std_logic_vector ((mem_width - 1) downto 0);
   -- create memory
   signal mySRAM: sram_type;
   begin
      -- SRAM write process
      process(i_clk)
         if (rising_edge(i_clk)) then
            -- write logic
                                                                       Synchronous write
            if(i_we_b = 0') then
               mySRAM(to_integer(unsigned(i_addr))) <= i_data_in;</pre>
                                                                        to force FFs
            end if:
         end if;
      end process;
      -- SRAM asynchronous read
                                                              Asynchronous read
      o_data_out <= mySRAM(to_integer(unsigned(i_addr)));</pre>
                                                              to prevent inferred memory
end behavioral;
```

64 words X 32 bits 64 words X 4 Bytes 64x4x8 bits = 2048 flipflops


© ti

- SRAM register based
  - 64x32b

#### There is an RTL model for this memory



#### The implementation is in flipflops



SRAM – register based – test bench

• 64x32b

-- Run Process run: Process -- note - no sensitivity list allowed begin Not all addresses tested -- Initalize values ADDR <= (others => '0'); DATA\_IN <= (others => '0'); WE\_B <= '1'; Not all bit values tested -- Read from a few addresses for i in 0 to 9 loop wait for 2\*PER; ADDR <= std\_logic\_vector(to\_unsigned(i\*250,(integer(ceil(log2(real(mem\_depth))))))); end loop; -- Write to a few addresses for i in 0 to 9 loop wait for 1\*PER; ADDR <= std\_logic\_vector(to\_unsigned(i\*250,(integer(ceil(log2(real(mem\_depth))))))); DATA\_IN <= std\_logic\_vector(to\_unsigned(i\*5, mem\_width)); WE\_B <= '0'; wait for 1\*PER: WE\_B <= '1'; end loop; -- Read from a few addresses for i in 0 to 9 loop wait for 2\*PER: ADDR <= std\_logic\_vector(to\_unsigned(i\*250,(integer(ceil(log2(real(mem\_depth))))))); end loop: end process run;





- Memory Test Benches
  - A proper memory testbench would test:
    - All addresses
    - All bits 0 and 1
    - Read ROMs, R/W for RAMs
    - Write\_enable\_bar functionality