

Last updated 2/19/25


- IP Based RAM
 - Quartus has a series of pre-defined blocks
 - They can be created in Quartus MegaWizard
 - They need to be instantiated in our design

- IP Based RAM
 - MegaWizard process





- IP Based RAM
 - MegaWizard process






- IP Based RAM
 - MegaWizard process






- IP Based RAM
 - MegaWizard process



- IP Based RAM
 - MegaWizard files



- IP Based RAM
 - MegaWizard files

HDL file

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY altera mf;
USE altera mf.altera mf components.all;
ENTITY sram 4KB MW IS
   PORT
                : IN STD LOGIC VECTOR (11 DOWNTO 0);
     address
     clock
              : IN STD LOGIC := '1';
              : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
     data
              : IN STD LOGIC;
           : OUT STD LOGIC VECTOR (7 DOWNTO 0)
END sram 4KB MW;
ARCHITECTURE SYN OF sram_4kb_mw IS
  SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0);
```

```
BEGIN
  q <= sub wire0(7 DOWNTO 0);</pre>
  altsyncram_component : altsyncram
  GENERIC MAP (
     clock enable input a => "BYPASS",
     clock enable output a => "BYPASS",
     intended device family => "MAX 10",
     lpm hint => "ENABLE RUNTIME MOD=NO",
     lpm type => "altsyncram",
     numwords a => 4096,
     operation mode => "SINGLE PORT",
     outdata aclr a => "NONE",
     outdata reg a => "CLOCKO",
     power up uninitialized => "FALSE",
     read during write mode port a =>
"NEW DATA NO NBE READ",
     widthad a \Rightarrow 12,
     width_a \Rightarrow 8,
     width byteena a => 1
  PORT MAP (
     address a => address,
     clock0 => clock,
     data a => data,
     wren a => wren,
     q_a => sub_wire0
END SYN;
```

- IP Based RAM
 - MegaWizard files

Component file

```
component sram_4KB_MW

PORT
(
    address : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clock : IN STD_LOGIC := '1';
    data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wren : IN STD_LOGIC;
    q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
);
end component;
```

Instantiation template


```
sram_4KB_MW_inst: sram_4KB_MW PORT MAP (
    address => address_sig,
    clock => clock_sig,
    data => data_sig,
    wren => wren_sig,
    q => q_sig
);
```


- IP Based RAM
 - Implementation into our design


```
-- sram_4KB_MW_ex.vhdl
 created 4/25/17
-- rev 0
-- 4KB SRAM from MegaWizard
 -- Inputs: clk, addr
 -- Outputs: data
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity sram_4KB_MW_ex is
   port(
      i_addr : IN STD_LOGIC_'
i_clk : IN STD_LOGIC;
                  : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      i_data_in : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      i_we_b : IN STD_LOGIC;
      o_data_out : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
```

```
architecture behavioral of sram 4KB MW ex is
   -- we signal
   signal we: std_logic;
component sram_4KB_MW
   PORT
      address : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
      clock : IN STD_LOGIC := '1';
data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
      wren : IN STD_LOGIC :
               : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
end component:
begin
   -- we_b mapping
   we <= not i_we_b;
   sram_4KB_MW_inst : sram_4KB_MW PORT MAP (
      address => i_addr,
      clock
                  => i_clk.
      data
                 => i_data_in,
                 => we,
      wren
                  => o_data_out
   );
   -- Output logic
end behavioral;
```

- IP Based RAM
 - Implementation into our design Quartus Prime Version







8 – ½ M9K blocks (1 word bit / block)