

VHDL Memories Mega-Wizard

Last updated 2/19/25

VHDL Memories – Mega Wizard

- IP Based - RAM
 - Quartus has a series of pre-defined blocks
 - They can be created in Quartus - MegaWizard
 - They need to be instantiated in our design

VHDL Memories – Mega Wizard

- IP Based - RAM
 - MegaWizard process

The screenshot displays the Quartus Prime Lite Edition interface during the MegaWizard process. The main window is titled "Quartus Prime Lite Edition - D:/GDrive/MSOE/18_Q3_CE1911/Projects/Class_Projects/Memories/memories - memories". The "IP Catalog" on the right side shows a tree view of IP blocks, with "RAM: 1-PORT" highlighted in blue and circled in red. The "Flow Summary" window in the center shows the compilation status as "Successful - Thu Apr 26 10:19:06 2018". The "Messages" window at the bottom shows the following messages:

```

Type ID Message
> 12021 Found 2 design units, including 1 entities, in source file rom_sync_16b_lpm_wfile_tb.vhd1
> 12127 Elaborating entity "rom_sync_16b_wfile" for the top level hierarchy
> 10541 VHDL Signal Declaration warning at rom_sync_16b_wfile.vhd1(36): used implicit default value for signal "myROM" because signal was never assigned
> Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
> *****
> Running Quartus Prime Netlist Viewers Preprocess
> Command: quartus_npp memories -c memories --netlist_type=sgate
> 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS to the number of processors.
> Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning

```

VHDL Memories – Mega Wizard

- IP Based - RAM
 - MegaWizard process

MegaWizard Plug-In Manager [page 1 of 6]

RAM: 1-PORT

1 Parameter Settings 2 EDA 3 Summary

Widths/Blk Type/Cls > Regs/Ck/en/Byte Enable/Adrs > Read During Write Option > Mem Init >

Currently selected device family: MAX 10

Match project/default

How wide should the 'q' output bus be? 8 bits

How many 8-bit words of memory? 4096 words

Note: You could enter arbitrary values for width and depth

What should the memory block type be?

Auto MLAB M9K

M144K LCs

Set the maximum block depth to Auto words

What docking method would you like to use?

Single dock Dual dock: use separate 'input' and 'output' docks

Resource Usage: 4 M9K

Cancel < Back Next > Finish

MegaWizard Plug-In Manager [page 2 of 6]

RAM: 1-PORT

1 Parameter Settings 2 EDA 3 Summary

Widths/Blk Type/Cls > Regs/Ck/en/Byte Enable/Adrs > Read During Write Option > Mem Init >

Which ports should be registered?

'data' and 'wren' input ports

'address' input port

'q' output port

Create one dock enable signal for each clock signal. Note: All registered ports are controlled by the enable signal(s)

Create byte enable for port A

What is the width of a byte for byte enables? 8 bits

Create an 'adr' asynchronous clear for the registered ports

Create a 'rden' read enable signal

Resource Usage: 4 M9K

Cancel < Back Next > Finish

VHDL Memories – Mega Wizard

- IP Based - RAM
- MegaWizard process

MegaWizard Plug-In Manager [page 3 of 6]

RAM: 1-PORT

1 Parameter Settings | 2 EDA | 3 Summary

Widths/Blk Type/Cks > Regs/Cken/Byte Enable/Acdrs > **Read During Write Option** > Mem Init

Single Port Read-During-Write Option

What should the q output be when reading from a memory location being written to?

- Get x's for write masked bytes instead of old data when byte enable is used

Dropdown menu options: New Data, Don't Care, New Data, Old Data

Resource Usage: 4 M9K

MegaWizard Plug-In Manager [page 4 of 6]

RAM: 1-PORT

1 Parameter Settings | 2 EDA | 3 Summary

Widths/Blk Type/Cks > Regs/Cken/Byte Enable/Acdrs > Read During Write Option > **Mem Init**

Do you want to specify the initial content of the memory?

- No, leave it blank
- Initialize memory content data to XX..X on power-up in simulation
- Yes, use this file for the memory content data

(You can use a Hexadecimal (Intel-format) File [,.hex] or a Memory Initialization File [,.mif])

Note: The configuration scheme of your device is Internal Configuration. In order to use memory initialization, you must select a single image configuration mode with memory initialization, for example the Single Compressed Image with Memory Initialization option. You can set the configuration mode on the Configuration page of the Device and Pin Options dialog box.

File name:

The initial content file should conform to which port's dimensions? PORT_A

Allow In-System Memory Content Editor to capture and update content independently of the system dock

The 'Instance ID' of this RAM is: NONE

Resource Usage: 4 M9K

VHDL Memories – Mega Wizard

- IP Based - RAM
- MegaWizard process

MegaWizard Plug-In Manager [page 5 of 6]

RAM: 1-PORT

1 Parameter Settings | 2 EDA | 3 Summary

Block type: AUTO

Simulation Libraries

To properly simulate the generated design files, the following simulation model file(s) are needed

| File | Description |
|-----------|--|
| altera_mf | Altera megafunction simulation library |

Timing and resource estimation

Generates a netlist for timing and resource estimation for this megafunction. If you are synthesizing your design with a third-party EDA synthesis tool, using a timing and resource estimation netlist can allow for better design optimization.

Not all third-party synthesis tools support this feature - check with the tool vendor for complete support information.

Note: Netlist generation can be a time-intensive process. The size of the design and the speed of your system affect the time it takes for netlist generation to complete.

Generate netlist

Resource Usage

4 M9K

Cancel < Back Next > Finish

MegaWizard Plug-In Manager [page 6 of 6]

RAM: 1-PORT

1 Parameter Settings | 2 EDA | 3 Summary

Block type: AUTO

Turn on the files you wish to generate. A gray checkmark indicates a file that is automatically generated, and a green checkmark indicates an optional file. Click Finish to generate the selected files. The state of each checkbox is maintained in subsequent MegaWizard Plug-In Manager sessions.

The MegaWizard Plug-In Manager creates the selected files in the following directory:
C:\Tim\GDrive\MSOE\18_Q3_CE1911\Projects\Class_Projects\Memories\

| File | Description |
|---|---------------------------------|
| <input checked="" type="checkbox"/> sram_4KB_MW.vhd | Variation file |
| <input type="checkbox"/> sram_4KB_MW.inc | AHDL Include file |
| <input checked="" type="checkbox"/> sram_4KB_MW.cmp | VHDL component declaration file |
| <input type="checkbox"/> sram_4KB_MW.bsf | Quartus Prime symbol file |
| <input checked="" type="checkbox"/> sram_4KB_MW_inst... | Instantiation template file |


Resource Usage

4 M9K

Cancel < Back Next > Finish

VHDL Memories – Mega Wizard

- IP Based - RAM
 - MegaWizard files



VHDL Memories – Mega Wizard

- IP Based - RAM
 - MegaWizard files

HDL file

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;

ENTITY sram_4KB_MW IS
  PORT
  (
    address      : IN STD_LOGIC_VECTOR (11 DOWNT0 0);
    clock        : IN STD_LOGIC := '1';
    data         : IN STD_LOGIC_VECTOR (7 DOWNT0 0);
    wren         : IN STD_LOGIC ;
    q            : OUT STD_LOGIC_VECTOR (7 DOWNT0 0)
  );
END sram_4KB_MW;

ARCHITECTURE SYN OF sram_4kb_mw IS

  SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNT0 0);
```

```
BEGIN
  q <= sub_wire0(7 DOWNT0 0);

  altsyncram_component : altsyncram
  GENERIC MAP (
    clock_enable_input_a => "BYPASS",
    clock_enable_output_a => "BYPASS",
    intended_device_family => "MAX 10",
    lpm_hint => "ENABLE_RUNTIME_MOD=NO",
    lpm_type => "altsyncram",
    numwords_a => 4096,
    operation_mode => "SINGLE_PORT",
    outdata_aclr_a => "NONE",
    outdata_reg_a => "CLOCK0",
    power_up_uninitialized => "FALSE",
    read_during_write_mode_port_a =>
    "NEW_DATA_NO_NBE_READ",
    widthad_a => 12,
    width_a => 8,
    width_byteena_a => 1
  )
  PORT MAP (
    address_a => address,
    clock0 => clock,
    data_a => data,
    wren_a => wren,
    q_a => sub_wire0
  );
END SYN;
```


VHDL Memories – Mega Wizard

- IP Based – RAM
 - MegaWizard files

Component file

```
component sram_4KB_MW
  PORT
  (
    address : IN STD_LOGIC_VECTOR (11 DOWNTO 0);
    clock   : IN STD_LOGIC := '1';
    data    : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
    wren    : IN STD_LOGIC;
    q       : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
  );
end component;
```

Instantiation template

```
sram_4KB_MW_inst : sram_4KB_MW PORT MAP (
  address => address_sig,
  clock   => clock_sig,
  data    => data_sig,
  wren    => wren_sig,
  q       => q_sig
);
```

VHDL Memories – Mega Wizard



- IP Based - RAM
 - Implementation into our design

```
-----  
-- sram_4KB_MW_ex.vhdl  
--  
-- created 4/25/17  
-- tj  
--  
-- rev 0  
-----  
--  
-- 4KB SRAM from Megawizard  
--  
-----  
-- Inputs:  clk, addr  
-- Outputs: data  
--  
-----  
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;  
  
entity sram_4KB_MW_ex is  
  port(  
    i_addr      : IN STD_LOGIC_VECTOR (11 DOWNTO 0);  
    i_clk       : IN STD_LOGIC;  
    i_data_in   : IN STD_LOGIC_VECTOR (7 DOWNTO 0);  
    i_we_b      : IN STD_LOGIC;  
    o_data_out  : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)  
  );  
end;
```

```
architecture behavioral of sram_4KB_MW_ex is  
  -- we signal  
  --  
  signal we:std_logic;  
  
  component sram_4KB_MW  
  PORT  
  (  
    address : IN STD_LOGIC_VECTOR (11 DOWNTO 0);  
    clock   : IN STD_LOGIC := '1';  
    data    : IN STD_LOGIC_VECTOR (7 DOWNTO 0);  
    wren    : IN STD_LOGIC ;  
    q       : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)  
  );  
end component;  
  
begin  
  -- we_b mapping  
  we <= not i_we_b;  
  
  sram_4KB_MW_inst : sram_4KB_MW PORT MAP (  
    address => i_addr,  
    clock   => i_clk,  
    data    => i_data_in,  
    wren    => we,  
    q       => o_data_out  
  );  
  
  -- output logic  
  --  
end behavioral;
```

VHDL Memories – Mega Wizard

- IP Based - RAM
 - Implementation into our design



| | |
|------------------------------------|----------------------------------|
| Flow Status | Successful - Tue Jan 28 13:19:53 |
| Quartus Prime Version | 18.0.0 Build 614 04/24/2018 SJ L |
| Revision Name | memories |
| Top-level Entity Name | sram_4KB_MW_ex |
| Family | MAX 10 |
| Device | 10M50DAF484C7G |
| Timing Models | Final |
| Total logic elements | 0 |
| Total registers | 0 |
| Total pins | 30 |
| Total virtual pins | 0 |
| Total memory bits | 32,768 |
| Embedded Multiplier 9-bit elements | 0 |
| Total PLLs | 0 |
| UFM blocks | 0 |
| ADC blocks | 0 |

8 – ½ M9K blocks (1 word bit / block)