Last updated 8/19/24

- The process construct allows portions of the VHDL code to be executed only under certain conditions
 - The code is only executed when a signal in its sensitivity list has changed
 - See example
- The process construct allows the more flexible if/else and case statements to be used
- The process construct ONLY updates sequential signals at the end of the process
 - See example

© ti

• Structure

Optional label Cannot be a duplicate of any other process label or signal name

label process (sensitivity list) begin hdl code end process; Sensitivity list

The process block is not evaluated unless a signal in the sensitivity list has changed

 The code is only executed when a signal in its sensitivity list has changed – correct version



 The code is only executed when a signal in its sensitivity list has changed – incorrect version



 The code is only executed when a signal in its sensitivity list has changed



 These create the same RTL solution but different simulation solutions – we verify by simulation so the final design may not work as intended

 Processes update sequential signals at the end of the process



 Processes update sequential signals at the end of the process



X has not been changed to 1 at this point It only becomes 1 at the end of the process x~reg0

1'h1

Warning – Warning – Warning

- If you do not complete an if-else with an else, a latch will be created
- If you do not cover all cases in a case statement, a latch will be created
- All paths/cases must be covered
- The compiler will always warn you it created a latch

We do not want latches - EVER

I can see a latch in an RTL diagram from a mile away

The FF construct is one of very few exceptions