


ELE 4142

HW7

Name \_\_\_\_\_

Below is a trace from an APB bus, fill in the table below (leave unknowns empty) after completion of this trace. 32 bit address and data

15pts




Address	Data	
	Master (via the bridge)	Slave (peripheral)
0x1234		
0x12AB		0x1111
0x4321		
0xAB12		
0xABCD		0x9876
0xDCBA		0x8732

ELE 4142

HW7

Name \_\_\_\_\_

Below is a trace from an AHB-Lite bus, fill in the values below (leave unknowns empty) 35 pts



Assume reads and writes are to the same location to/from master and slave

Address	Data - Prior to beginning of trace	
	Master	Slave
0x24	0x00	0x11
0x28	0x01	0x22
0x2C	0x02	0x33
0x40	0x03	0x44
0x44	0x04	0x55
0x48	0x05	0x66
0x4C	0x06	0x77

Location	Value (hex)	Location	Value (hex)
A	0x02	M	memS(24)
B	0x02	N	0x11
C	0x01	O	
D	0x01	P	
E	unknown	Q	
F		R	
G	0x01	S	memS(40)
H	0x02	T	0x44
I		U	
J	0x04	V	
K	05???	W	
L	0x05	X	

in read mem(28)  
mem(2C)  
in read mem(44)  
busy mem(48)

Assume a PCIe Link operating a 8GT/s

30pts

- a) In a 1x configuration what is the Link bandwidth using 8b/10b encoding (don't use the table from the notes – it will not be right)

$$8\text{GT/s} * (8\text{b}/10\text{T}) = 6.4\text{Gb/s} \rightarrow 800\text{MB/s}$$

- b) In a 4x configuration what is the Link BW using 128b/130b encoding

$$(8\text{GT/s} * 4) * (128\text{b}/130\text{T}) = 31,507,692\text{b/s} \rightarrow 3,938,462\text{B/s}$$

- c) Assuming a 1x configuration, 8b/10b encoding, a 4DW header, 32 Bytes of data and no ECRC or End, how many bits would transfer in a single read request?

$$\begin{aligned} &32 \text{ Bytes of data} + 16 \text{ bytes of header} + 2 \text{ bytes of sequence} + 4 \text{ bytes of LCRC} + 2 \text{ bytes of STP} \\ &= 56 \text{ bytes} = 448 \text{ bits} \quad 448 \text{ bits} * 10\text{T}/8\text{b} = 560 \text{ bits} \end{aligned}$$

- d) Assuming a 4x configuration, 8b/10b encoding, a 4DW header, 32 Bytes of data and no ECRC or End, how long would a single read request take?

$$\begin{aligned} &560 \text{ bits from part C split across 4 lanes} = 140 \text{ bits / lane (simultaneous)} \\ &140\text{bits} / (8\text{GT/s} / 2) = 35\text{ns} \end{aligned}$$

## Search and Think

20 pts

Identify and explain 3 advantages of using differential signaling

2x signal swing at the same supply voltage

→ better noise immunity

→ opportunity to operate at lower voltages

Matched signals create less electromagnetic interference EMI

Matched signals are less susceptible to electromagnetic interference EMI

No required common mode voltage

Identify at least 1 disadvantage of differential signaling

Requires 2 wires or twice the board space + any additional spacing to protect 2 wires