

# Locked Loops


Last updated 1/11/24

# PLL Basics

- Phase Locked Loop (PLL)

- Control System Perspective

- Negative Feedback forces  $e(s)$  to zero
- Signals can be voltages, currents, phase, ...




- Phase Locked Loop

- Designed to match an output signal to the frequency and phase of an input signal
- Signals must be periodic (clocks)
- By using input and feedback dividers the PLL can create an output that is a fractional frequency of the input

$$F_{out} = F_{in} \left( \frac{m}{n} \right)$$

# PLL Basics

- Phase Locked Loop (PLL)
  - Phase Locking
    - Phase detector creates an error signal based on the difference between the input and the feedback signals
    - Charge pump creates pulses directed to reduce the error
    - The LPF smooths the pulses
    - The VCO creates a frequency signal proportional to the voltage input
    - The created frequency is fed back to compare to the input frequency



# PLL Basics



- Voltage Controlled Oscillator (VCO)

- Integrator

- Opamp wants  $v_{+input} = v_{-input}$

- When the MOSFET is off

- + input is  $V_{in}/2$  (minus input wants to be  $V_{in}/2$ )
- current through 100K resistor must go through C
- current through C  $I_c = -Cdv/dt$
- $-dv/dt$  is proportional to  $V_{in} \rightarrow$  the opamp slews down



# PLL Basics



- Voltage Controlled Oscillator (VCO)

- Integrator

- Opamp wants  $v_{+input} = v_{-input}$

- When the MOSFET is on

- + input is  $V_{in}/2$  (minus input wants to be  $V_{in}/2$ )
- current through the 100K resistor is  $\frac{1}{2}$  the current through 50K and MOSFET
- the other half the current through the MOSFET must come from the C
- current through C  $I_c = Cdv/dt$
- $dv/dt$  is proportional to  $V_{in} \rightarrow$  the opamp slews up



# PLL Basics

- Voltage Controlled Oscillator (VCO)

- Schmitt Trigger

- When  $V_{out}$  is high




- Mosfet is on  $\rightarrow V_{tri}$  is slewing up
- + input is  $V_{dd} * 2/3$

- When  $V_{tri}$  goes above  $V_{dd} * 2/3$  the opamp switches to  $V_{out} = 0$
- mosfet turns off  $\rightarrow V_{tri}$  slews down

- When  $V_{out}$  is low


- Mosfet is off  $\rightarrow V_{tri}$  is slewing down
- + input is  $V_{dd} * 1/3$

- When  $V_{tri}$  goes below  $V_{dd} * 1/3$  the opamp switches to  $V_{out} = \text{high}$
- mosfet turns on  $\rightarrow V_{tri}$  slews up





**VCO**

# PLL Basics



- Error Detector

- Phase detector + charge pump




- Charge Pump

Up	Down	Upper I src	Lower I src	I out
0	0	off	off	0
0	1	off	on	sink (-I)
1	0	on	off	src (+I)
1	1	on	on	0

# PLL Basics

- Error Detector

- Phase detector




new input clock  
→ up turns on

increases filter voltage  
increases VCO voltage  
increases feedback frequency  
moves toward lock

both I sources on  
no current flows out




after delay both FF reset  
both I sources off  
no current flows out






# PLL Basics

- Phase Locked Loop




# PLL Basics

- Phase Locked Loop
  - Unity feedback is not very interesting
  - Want to be able to vary frequency
    - Selectable operating frequency
    - DVFS for power/performance tradeoff




$$F_{out} = F_{ref} \times \frac{M}{N}$$



# Fractional N PLL

- Allow the feedback divider to be have a fractional part
- $F_{out} = F_{in}(N_{INT} + F_{num}/F_{den}) / R$



# Delay Locked Loop (DLL)

- Used for clock synchronization
  - Similar to a PLL but all digital
    - Replace the VCO with a variable Delay Line

