# Last updated 2/15/24

- ARM
  - By far the most widely accepted architecture
  - AMBA Advanced Microprocessor Bus Architecture
    - CHI Coherent Hub Interface The highest performance, used in networks and servers
    - ACE AXI Coherency Extensions Used in <u>big.LITTLE™</u> systems for smartphones, tablets, etc.
    - AXI Advanced eXtensible Interface The most widespread AMBA interface. Connectivity up to 100's of Masters and Slaves in complex SoC's
    - AHB Advanced High-Performance Bus The main system bus in microcontroller usage
    - APB Advanced Peripheral Bus Minimal gate count for peripherals
    - ATB Advanced Trace Bus For moving trace data around the chip

- ARM APB
  - Advanced Peripheral Bus



- APB System Bridge
  - Connects the system bus to the APB



- APB Slave
  - Integrated into each peripheral tied

to the APB



APB Connections



- APB Signals
  - PCLK Derived system clock gated, frequency
  - PRESET Derived system reset
  - PADDR Memory mapped address up to 32 bits
  - PSELx Peripheral select
  - PENABLE Used for signaling
  - PWRITE Write signal
  - PWDATA Data to Write to the peripheral up to 32 bits
  - PRDATA Data to Read from the peripheral up to 32 bits
  - PREADY Allows peripherals to extend a data transfer
  - PSTRB Used to select a byte to update on a write (2 bits)
  - PSLVERR Indicates the slave detected an error
  - PPROT Indicates transaction type: Regular, Privileged, Secure (2 bits)

© ti

• APB Write



© tj



• APB Write

@T3 (1 clk after READY goes 个)

Slave has captured the data

Bridge → ENABLE low Slave → READY low



All APB transactions are at least 2 cycles long - 1st clock after READY goes high

ADDR, WRITE, SEL and DATA must be stable through T3

- APB Extended Write
  - Slave uses READY signal to delay the completion of the write



• APB - Read

**SETUP** 

@T1

Bridge → Address → Write → Select



© tj



© tj

APB - Read

@T3 (1 clk after READY goes 个)

Bridge has captured the data

Bridge → ENABLE low Slave → READY low



All APB transactions are at least 2 cycles long - 1st clock after READY goes high

ADDR, WRITE, SEL and DATA must be stable through T3

- APB Extended Read
  - Slave uses READY signal to delay the completion of the read



• APB - State Diagram



- AMBA APB
  - Special Note
    - Even though the APB has separate Read and Write Data paths it is not capable of full duplex operation.
    - Why?

• APB - Example

PCLK												
PADDR	0x1234	_X_	0xABCD	<u> </u>	0>	ABCE	Х	0xABCF	X	0>	ABCE	X
PWRITE		_/		X			Х		X			
PSEL				X			Х		X			
PENABLE						/						
PRDATA	0x5678	_X_	0x0000	0x0001 X	0x0010	X 0x0011	Х	0x0100	0x0101 X	0x1011	0x2468	X
PWDATA	0x5678		0x0246	X	02	x2468	Х	0x468A	X	0>	(68AC	X
PREADY												

• APB - Example

