Processor Architecture Pipeline

Last modified 4/4/24

Simple Datapath



- 5 Stages of Instruction Execution
 - Fetch (IF)
 - Decode / Register Access (ID)
 - Execute (EX)
 - Memory Access (MEM)
 - Write Back (WB)

Pipeline these at 1 stage each

- Pipelining
 - Complete each instruction before starting the next
 - 1ns to complete each instruction



No Pipeline

Execute = fetch instruction, decode, execute, mem, write back

- Pipelining
 - Break complex tasks into smaller chunks
 - Start the next instruction as soon as each subtask is complete



200ps 200ps 200ps 200ps 200ps 200ps 200ps 200ps

- Pipeline Performance
 - Pipelining does not reduce the time to execute an instruction (1ns in this example)
 - In fact it usually increases the instruction execution time due to costs of implementing the pipeline
 - Pipelining does increase the instruction throughput
 - 1 instruction completes every 200ps



- Pipeline Performance
 - Non-pipelined
 - 1M Instructions → 1M * 1000ps = 1ms
 - Pipelined (5 stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 4 * 200ps + 1M * 200ps \cong 200us
 - Faster completion time: 1/5
 - Overall throughput improvement of 5x

5 stages 1000ps non-pipelined 200ps/stage pipelined

© ti

Pipeline Performance – with penalty

5 stages 1000ps non-pipelined 240ps/stage pipelined

© ti

- Non-pipelined
 - 1M Instructions \rightarrow 1M * 1000ps = 1ms
- Pipelined (5 stage w/20% penalty per stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 4 * 240ps + 1M * 240ps \cong 240us
- Faster completion time: 1/4.2
- Overall throughput improvement of 4.2x

- Pipeline Performance
 - Not all instructions need to use all the processing stages

Instruction	IF	ID/RR	EX	MEM	WB
ADD	Х	Х	Х		Х
OR	Х	Х	Х		Х
LW	Х	Х	Х	X	Х
SW	Х	X	Х	X	
BEQ	Х	X	Х		

3, 4, or 5 stages required

 Can't take advantage of this in either case because we need a consistent clock frequency

- Pipeline Performance
 - Processing stages typically do not all take the same amount of time

Stage	IF	ID/RR	EX	MEM	WB
Delay	200ps	100ps	200ps	200ps	100ps

- Non-pipelined
 - 800ps clock period
- Pipelined
 - Need to account for worst case cycle time
 - 200ps clock period

- Pipeline Performance
 - Non-pipelined
 - 1M Instructions → 1M * 800ps = 800us
 - Pipelined (5 stage w/20% penalty per stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 4 * 240ps + 1M * 240ps \cong 240us
 - Faster completion time: 240/800
 - Overall throughput improvement of 3.33x

- Pipeline Performance
 - Non-pipelined
 - 1M Instructions → 1M * 800ps = 800us
 - Pipelined (15 stage w/20% penalty per stage)
 - 1M Instructions → Fill Time + Execute time
 - 1M Instructions \rightarrow 14 * 84ps + 1M * 84ps \cong 84us
 - Faster completion time: 84/800
 - Overall throughput improvement of 9.52x

15 stages 800ps non-pipelined (1000ps/15)*1.2 = 84ps/stage pipelined

- MIPS Pipeline Considerations
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - Few and regular instruction formats
 - R, I, J
 - Can decode and read registers in one step why?
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle

Mapping the datapath to a pipeline



- Mapping the datapath to a pipeline
 - Registers are required to hold intermediate values between stages



- Mapping the datapath to a pipeline
 - Iw instruction IF



- Mapping the datapath to a pipeline
 - Iw instruction ID (instruction decode and register read)



- Mapping the datapath to a pipeline
 - Iw instruction EX



lw

ELE 4142

- Mapping the datapath to a pipeline
 - Iw instruction MEM



Iw

- Mapping the datapath to a pipeline
 - Iw instruction WB



lw

- Mapping the datapath to a pipeline
 - Iw instruction WB



- Mapping the datapath to a pipeline
 - Iw instruction WB



- Mapping the datapath to a pipeline
 - sw instruction IF



- Mapping the datapath to a pipeline
 - sw instruction ID (instruction decode and register read)



- Mapping the datapath to a pipeline
 - sw instruction EX



SW

- Mapping the datapath to a pipeline
 - sw instruction MEM



SW

- Mapping the datapath to a pipeline
 - sw instruction WB



- Pipeline Control
 - Many more control signals than we show
 - IF all control lines operate the same way for all instructions
 - PC is read
 - Program Memory is read
 - PC is updated
 - ID all control lines operate the same way for all instructions
 - Instruction is decoded
 - Registers are read

- Pipeline Control
 - EX executes or calculates an address
 - RegDst choose between 2nd or 3rd register field for WB
 - ALUOp L/S, Branch, or R-type
 - ALUSrc selects Read Data 2 or sign extended immediate
 - These are generated in the ID stage but used in the EX stage
 - Must pass them forward through the ID/EX register
 - MEM R/W to memory and selects the offset branch value
 - MemRead , MemWrite memory read / write
 - Branch combined with "zero" selects the offset branch to feed back to the PC
 - These are generated in the ID stage but used in the MEM stage
 - Must pass them forward through the ID/EX register and the EX/MEM register

- Pipeline Control
 - WB chooses what to write back
 - *RegWrite* enables a write to the register file
 - MemtoReg choose between ALU output or memory output to feed back to the register file
 - These are generated in the ID stage but used in the MEM stage
 - Must pass them forward through the ID/EX, EX/MEM and MEM/WB registers



Pipeline Control

