Processor Architecture Pipeline Hazards



• Pipeline



Pipeline Operation

WB actually occurs in the first half of the next clock cycle

© tj



- In this example
 - Reads are done from program memory and the register file
 - The ALU executes
 - The data memory is not used
 - Write is done on the register file

- Pipeline Hazards
 - Hazards are conditions where the next instruction cannot perform its assigned pipeline action in the next clock cycle
 - 3 types
 - Structural
 - Data
 - Control

- Structural Hazards
 - These hazards result from a resource conflict
 - Classic case is Harvard vs. vonNeuman memory architectures
 - vonNeuman architectures share a single memory for program and data
 - A lw or sw command requires access to data memory to load or store the data value
 - It would not be possible to fetch the appropriate instruction during this clock cycle since the memory would be in use
 - The IF would be stalled and a "bubble" would be created in the pipeline

- Structural Hazards
 - vonNeuman memory architecture

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	LW	2	3	Stall	4	5	6	7	8	9	10	11	12	13	14
ID		LW	2	3 1	bubble	4	5	6	7	8	9	10	11	12	13
EX			LW	2	R	bubble	4	5	6	7	8	9	10	11	12
MEM				LW	2	3	bubble	4	5	6	7	8	9	10	11
WB		-	1		LW	2	3	bubble	4	5	6	7	8	9	10

data memory access prevents a concurrent instruction fetch

- Data Hazards
 - These hazards result from a **dependence** of one instruction on another instruction still in the pipeline
 - Consider the following code snippit

add \$s0, \$t0, \$t1 sub \$t2, \$s0, \$t3

The value of \$s0 is needed to perform the subtraction

© ti

Data Hazards

add \$s0, \$t0, \$t1 sub \$t2, \$s0, \$t3

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	sub	sub	sub	3	4	5	6	7	8	9	10	11	12	13
ID		add	stall	stall	sub	3	4	5	6	7	8	9	10	11	12
EX			add	bubble	bubble	sub	3	4	5	6	7	8	9	10	11
MEM				add	bubble	bubble	sub	3	4	5	6	7	8	9	10
WB					add	bubble	bubble	sub	3	4	5	6	7	8	9

- 2 clock cycle bubbles are created
- It would be 3 bubbles except we can take advantage of our convention
 - writes occur in the first half of the clock cycle
 - reads occur in the second half of the clock cycle
 - the WB occurs during the same clock cycle as the register read

Data Hazards



- 2 clock cycle bubbles are created
- It would be 3 bubbles except we can take advantage of our convention
 - writes occur in the first half of the clock cycle
 - reads occur in the second half of the clock cycle
 - the WB occurs during the same clock cycle as the register read

Data Hazards

In many cases the compiler can avoid a data hazard

add\$s0, \$t0, \$t1sub\$t2, \$s0, \$t3or\$s2, \$t0, \$t1and\$s3, \$t0, \$t3add\$s4, \$t1, \$t3

 add
 \$s0, \$t0, \$t1

 or
 \$s2, \$t0, \$t1

 and
 \$s3, \$t0, \$t3

 add
 \$s4, \$t1, \$t3

 sub
 \$t2, \$s0, \$t3

re-order the instruction to remove the hazard condition

© tj

- Data Hazards
 - Hardware can also be used to avoid data hazards
 - called forwarding or bypassing
 - provide the needed data as soon as it is valid
 - requires extra circuitry



- Data Hazards
 - Hardware cannot avoid all data hazards
 - cannot go backwards in time !



- Data Hazards
 - Forwarding plus compiler optimizations can avoid additional data hazards

1	lw \$	t1,	0(\$t0)	lw	\$t1, ()(\$t0)
1 Charrielle	lw (\$	t2)	4(\$t0)	٦w	(\$t2)	(\$t0)
stall -> a	add \$	t3,	\$t1, \$t2	٦w	(\$t4) 8	8(\$t0)
	sw \$	t3,	12(\$t0)	add	\$t3,	(t1, (\$t2)
	1w (\$	t4)	8(\$t0)	SW	\$t3, 1	L2(\$t0)
stall -> a	add \$	t5,	\$t1, \$ t4	add	\$t5, 9	5t1, (\$t4)
· · · · · · · · · · · · · · · · · · ·	sw \$	t5,	16(\$t0)	SW	\$t5, 1	L6(\$t0)
		13 су	rcles		11 cycles	

- Control Hazards
 - These hazards result from making a **decision** while other instructions continue to progress through the pipeline
 - Branch instructions are the most common example
 - don't know whether to load the next instruction or not
 - three approaches
 - stall
 - predict
 - delay

- Control Hazards stall
 - Do not load the next instruction into the pipeline

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	beq	3	3	8	9	10	11	12	13	14	15	16	17	18
ID		add	beq	stall	stall	8	9	10	11	12	13	14	15	16	17
EX			add	beq	bubble	bubble	8	9	10	11	12	13	14	15	16
MEM				add	beq	bubble	bubble	8	9	10	11	12	13	14	15
WB					add	beq	bubble	bubble	8	9	10	11	12	13	14

- during decode know you have a branch
- during execute know if taking branch or not
 - PC will be updated
- Next cycle fetch the next instruction based on PC value

- Control Hazards stall
 - Even if you add circuitry to detect the branch and update the PC all during the decode – can't avoid a stall



- Control Hazards predict
 - Many algorithms
 - Simplest assume branch will not be taken
 - no penalty if correct
 - stall only when wrong

- Control Hazards predict
 - Predict branch not taken

beq \$1, \$2, 40

► or \$7, \$8, \$9



Branch Taken Prediction wrong!



bubble

400 ps

Reg

ALU

bubble

nstruction

fetch

Data

access

bubble

Reg

Reg

bubble

ALU

bubble

Data

access

Reg

Instruction

fetch

200 ps

- Control Hazards predict
 - Static Branch Prediction
 - Predict backward branches taken
 - Predict forward branches not taken
 - Looping code
 - executes the loop 100 times
 - jumps out of the loop 1 time
 - Dynamic Branch Prediction
 - Keep track of recent branch behavior (for each branch)
 - Assume recent behavior will continue
 - When wrong clear history and start over
 - Hardware intensive

© ti

- Control Hazards delay
 - Delayed Decision
 - Pipeline always executes the instruction immediately after the branch
 - The branch then executes (only 1 cycle delay allowed)
 - Requires the next instruction to be independent of the branch decision
 - Compiler is designed to set this up

Control Hazards - delay

• Delayed Decision (assume HW to limit bubble to 1 cycle)

add \$t0,\$t1,\$t2 beq \$t1,\$t2,-30

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	beq	3	8	9	10	11	12	13	14	15	16	17	18	19
ID		add	beq	stall	8	9	10	11	12	13	14	15	16	17	18
EX			add	beq	bubble	8	9	10	11	12	13	14	15	16	17
MEM				add	beq	bubble	8	9	10	11	12	13	14	15	16
WB					add	beq	bubble	8	9	10	11	12	13	14	15
	re-or	der													
Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	beq	add	8	9	10	11	12	13	14	15	16	17	18	19	20
ID		beq	add	8	9	10	11	12	13	14	15	16	17	18	19
EX			bea	add	8	9	10	11	12	13	14	15	16	17	10
			NCY		-	-	-							±/	10
MEM			2Cq	beq	add	8	9	10	11	12	13	14	15	16	17

- Superscalar
 - Parallelism at the micro-architecture level



ARM Cortex-A7 Pipeline



ARM Cortex-A15 Pipeline

Processor Architecture



Processor Architecture



Modern Example



Copyright (c) 2011 Hiroshige Goto All rights reserved