

**ELE 455/555**


Spring 2016

**Homework 1A**

Due 1/26

Beginning of Class

A1 – create a full truth table for the following circuit – 10pts  
(be sure to include all intermediate nodes)



A2 – Assuming the gates have the characteristics identified below –  
 what is the fastest acceptable clock frequency– 10pts  
 show your work

J/K - T clock to Q/Qbar	50ps
J/K - T setup	10ps
J/K - T hold	10ps
T - In to out (sequential logic)	20ps
Signals A-G arrive synchronously	

