ELE 455 Spring 2016

Homework 5

Due 3/8 Beginning of class 1) Assuming our standard pipeline – with no forwarding HW – indicate all the hazards along with their type (ID/EX, ID/MEM, ...) in the code sequence below - 10pts



1) In the pipeline below – indicate the function of the circled blocks and explain why this configuration fails to work properly - 10pts



This architecture fails because the WB register address is not correctly tied to the instruction in the WB stage

2) In the pipeline below – which blocks and which paths are active for the instruction - 10pts





3) In the pipeline below – explain the need for the circled blocks or signals
- 10pts

REGwrite and MemtoReg signals associated ID/EX register to hold the EX stage with the instruction in the EX stage control values PCSrc ID/EX EX/MEM WB Control MEM/WB wв М IF/ID Add Add result Shift Branch left 2 ALUSrc Address Read regist Read Zer ALU ALU Instruction Read Registers Read Address result Write data data 2 registe Data u Write x memory data Write data Instruction 16 6 [15-0] Sign-ALU MemRead contro Instruction [20-16] ALUOp Instruction u [15-11]

REGwrite signal associated with the instruction in the WB stage

Mux to choose between the Rt and Rd field for the WB register address

4) Identify the hazards and type of each hazard below (type: 1a, 1b, 2a, 2b) - 10pts



5) Assuming our pipelined solution with forwarding, indicate which values will be forwarded in this code, also indicate which if any instructions will be stalled - 10pts





6. At the end of the clock cycle indicate the value of each data bus - 14pts



7. At the end of the clock cycle indicate the value of each data bus - 14pts



8. At the end of the clock cycle indicate the value of each data bus - 14pts

9) Answer the following assuming a 2 bit dynamic branch prediction system with a 512 word deep branch prediction table with 0 indicating do not take the branch and 1 indicating take the branch (32bit word) - 10pts

With a 16Mbyte program space – what is the maximum number of possible address conflicts for any given table location

```
Assuming MIPS = 16MByte \rightarrow 4Mwords
```

```
4MW/0.5KW = 8KW
```

With a uniform 6.25% branch instruction density, what is the likely number of address conflicts

.0625*8K = 512

Fill in the table (assume 11, 10, 01, 00 for the states starting upper left and rotating clockwise from lecture 4, page 42_

current state		current branch decision	next state	
0	0	taken	0	1
1	0	taken	1	1
1	1	not taken	1	0
1	0	not taken	0	1

10) Provide short answers to the following - 10pts

What is the difference between an exception and an interrupt?

Exceptions are internally generated within the CPU Interrupts are generated outside the CPU and possibly outside the chip

Give an example of each:

A/D complete – Interrupt Undefined instruction – exception

What is a "cause register"?

A register used to indicate the cause of an exception or interrupt typically 1 bit for each type

What is a "reservation station"?

A holding area for instructions where they wait until all needed operands are available and valid

What is a "commit unit"?

A holding are for results where they wait pending confirmation that all predictions were correct and the values are valid