# ELE 455/555 <br> Computer System Engineering 

Section 1 - Review and Foundations
Class 5 - Computer System Performance

## Performance <br> Overview

- Eight Great Ideas in Computer Architecture
- Design for Moore’s Law
- Integrated Circuit resources double every 18-24 months
- More gates, parallelism, function specific blocks
- Use Abstraction to Simplify Design
- Show only those details required to get the job done
- HW - transistor/gate/block/module level abstraction
- SW - subroutine/object/program level abstraction
- Make the Common Case Fast
- Make the things you do the most fast
- Manage the rare tasks


## Performance <br> Overview

- Eight Great Ideas in Computer Architecture - cont'd
- Performance via Parallelism
- Some tasks (but not all) can be separated and done in parallel leading to overall reduction in "time"
- Performance via Pipelining
- Subset of parallelism
- Leverages a series of smaller tasks to accomplish a bigger goal
- Utilizes resources across several goals
- Performance via Prediction
- In some situations the "likely" next step is known
- By moving forward before you are sure - you can save time
- Requires the penalty for being wrong to not be too large


## Performance <br> Overview

- Eight Great Ideas in Computer Architecture - cont'd
- Hierarchy of Memories
- More memory is always desired
- Large = Slow
- Build a hierarchy of memory - fast but small $\rightarrow$ large and slow
- Dependability via Redundancy
- The underlying technology can fail
- Build in circuit level, device level and system level redundancy
- Extra row/columns in memories
- Parity checking
- 2 of 3 voting


## Performance <br> Overview

- Five Classic Components of a Computer System
- Input
- Keyboard, Mouse, Touch Screen, Camera, Sensors, Microphone
- Output
- Display, Speakers, Vibrator
- I/O
- External Memory, Transceivers (BT, WLAN, Cellular, ...),
- Memory
- Program and Data Storage
- ROM, RAM, dRAM, Flash
- Cache, Main, Removable
- Datapath
- Does the arithmetic and logical operations
- Control
- Manages the Datapath, Memory and I/O

The Datapath + Control is what we call a Processor or CPU (Central Processing Unit)

## Performance <br> Overview

- Instruction Set Architecture (ISA)
- Defines the HW/SW interface
- Allows low level SW to run on multiple versions of HW (as long as they have the same ISA)
- Typically includes:
- List and format of Instructions
- Register definitions
- I/O definitions, locations and operation
- ARM7, MIPS, AVR, HSC12, IA-64,...


## Performance <br> Overview

- Instruction Set Architecture (ISA)
- Accumulator
- oldest version (not used anymore - but the term will show up occasionally
- All arithmetic and logic operations are done with a single register - the accumulator
- Stack
- Became popular in the 60's and 70's - not used anymore
- All arithmetic and logic operations were done using data push'd/pop'd on a stack
- Memory - Memory
- Also not used anymore
- All arithmetic and logic operations were done directly to memory (slow)


## Performance <br> Overview

- Instruction Set Architecture (ISA)
- Register - Memory
- Fixed set of registers added to the Datapath
- Arithmetic and logic operations between registers and between registers and memory
- HC11/HSC12, Intel 80386, AMD64
- Register - Register
- Also called Load-Store
- Fixed set of registers added to the Datapath
- Arithmetic and logic operations between registers
- Only memory operations are Load and Store (to/from registers)
- ARM, MIPS, Intel IA-64


## Performance

## Cost

## - Processor Cost Overview

- Key Components building to part cost
- Wafer Cost
- 300 mm wafers range from $\$ 5000 /$ wafer (early) down to $\$ 1200 /$ wafer (mature)
- Cost reductions associated with process maturity
- Wafer Yield = number of wafers that make it through the process with working transistors
- Die Cost
- Based on the number of full die that can fit on a wafer
- Good Die Cost
- Based on the number of die that are fully functional (may include redundancy)
- Packaged Part Cost
- Add the cost of package and packaging process
- Good Packaged Part Cost
- Based on the number of fully functional packaged parts (may include redundancy)
- Margin
- Additional \$ to cover R\&D, facilities, ... AND profit


## Performance

## Cost

- Processor Cost Overview
- Wafer Cost
- $45 \mathrm{~nm}, 300 \mathrm{~mm}$ wafers $\sim \$ 2000 /$ wafer
- Typical "lot" of 25 wafers
- Typical wafer yield of $95 \%$
- Losses are a combination of single wafers and whole lots
- Die Cost
- \# of full die that will fit on a wafer
- Various approaches to maximize die count
- Die Cost = Wafer Cost / \# of Die



## Performance <br> Cost

- Processor Cost Overview


## Performance

## Cost

## - Processor Cost Overview

- Good Die Cost
- Based on the number of die that are fully functional
- 2 primary yield components
- Parametric Yield
- Process Yield
- Parametric Yield
- Parts that fail to meet a performance measure
- Typically max frequency or current drain
- Can be mitigated by binning (have a fast version of the part and a slow version)
- Typically $95 \%$ on digital parts
- Process Yield
- Dominated by defects in the manufacturing process
- $Y=Y_{o}\left(1+\frac{D_{0} A}{\alpha}\right)^{-\alpha}$ NB - negative binomial model
- $Y_{0}$ - portion of area subject to defects (0.8-0.95)
- $\mathrm{D}_{0}$ - defect density (100defects $/ \mathrm{cm}^{2}$ (early) -0.15 defects $/ \mathrm{cm}^{2}$ (mature))
- A - die area ( $20 \mathrm{~mm}^{2}-400 \mathrm{~mm}^{2}$ )
- $\alpha$ - cluster factor (10 - 20)


## Performance

- Processor Cost Overview
- Packaged Part Cost
- Add the cost of package and packaging process
- \$0.20 for small simple packages
- \$2 - \$4 for complex BGAs
- \$1 for POP
- Good Packaged Part Cost
- Based on the number of fully functional packaged parts
- Package yield is typically $95 \%-99+\%$
- Margin
- Additional \$ to cover R\&D, facilities, ... AND profit
- $20 \%$ for mature products
- $50 \%$ for new products


## Performance

## Cost

- Processor Cost Example
- Arm Cortex A9
- 32kB I/D Cache
- 26M transistors
- 500 mW @ 2 GHz

- $5 \mathrm{~mm}^{2}$ in 45 nm process technology
- Apple A5
- Dual - Arm Cortex A9s
- 45 nm Samsung Process
- Die size = $122 \mathrm{~mm}^{2}$
- 1300 pin POP - BGA
- Samsung 45nm process
- 300 mm wafers
- $\mathrm{D}_{0}=0.25$ defects $/ \mathrm{cm}^{2}$
- $\alpha=10$
- $\mathrm{Y}_{0} \mathrm{~A} 5=0.95$



## Performance

## Cost

- Processor Cost Example
- Wafer Cost
- 300mm, 45nm $\rightarrow \$ 2000$ / wafer
- Wafer yield -95\% $\rightarrow$ \$2105 / wafer
- Die Cost
- $122 \mathrm{~mm} 2 \rightarrow 491$ die/wafer $\rightarrow \$ 4.29$ / die


## Die-per-Wafer Estimator

| Die Wiath: | 11 | mm |
| :--- | :--- | :--- |
| Die Height | 11 | DPW: 491 <br> Saw: |

## $\square 11 \mathrm{~mm}$

 Vertical Spacing: 0.08 mm Water Diameter 0.08 mm Edge Clearance: 5.00 mm Flativotch Height. 10.0 mm .

- Good Die Cost
- $Y=Y_{o}\left(1+\frac{D_{0} A}{\alpha}\right)^{-\alpha}=0.95\left(1+\frac{\left(0.25 \text { defects } / \mathrm{cm}^{2}\right)\left(122 \mathrm{~mm} 2 \times\left(\frac{1 \mathrm{~cm}}{10 \mathrm{~mm}}\right)^{2}\right.}{10}\right)^{-10}=0.703$
- Defect driven die cost $=\$ 4.29 /$ die $/ 0.703=\$ 6.10 /$ die
- Parametric yield $-0.98 \rightarrow \$ 6.22$ / die
- Packaged Part Cost
- 1300 pin - POP-BGA $=\$ 3 \rightarrow 9.22$ / part


## Performance

Cost

- Processor Cost Example
- Good Packaged Part Cost
- $98 \%$ yield $\rightarrow 9.41$ / part
- Margin
- If this was not an Apple design
- Margin $=50 \% \rightarrow$ Part cost $=\$ 18.82$
- Apple can cover the margin costs at the final product level
- $\rightarrow$ Part Cost = $\$ 9.41$
- Gut feel cost before margin $=\$ 6.50$


## Performance <br> Analytics

- What do we mean by Performance
- Two primary performance parameters
- Speed
- the following discussion focuses on speed
- Power
- For mobile devices power is critical
- want your laptop to last 5-8 hours
- need your cell phone to last all day
- want your mp3 player to last all week
- want your e-reader to last a month
- For Servers
- cooling can be a significant expense for server farms
- cooling is an issue for individual server "closets"


## Performance <br> Analytics

- Two primary speed measurements
- Execution Time
- How long it takes the processor to complete a task
- Most familiar parameter to most of us
- boot time
- time to update the calculations on a large spreadsheet
- time to read/write a file to disk
- games - video updates and controller response time
- In many cases the individual tasks are completed so fast we no longer perceive a delay
- curser updates
- directory traversal


## Performance <br> Analytics

- Two primary speed measurements
- Throughput (bandwidth)
- How many things can be completed in a fixed amount of time
- Differentiated from execution time when -
- Tasks can be performed in parallel
- Portions of a task are dependent on outside resources
- A processor that can jump to the next task while waiting on a read from disk will have higher throughput than one that must stall during the wait
- Both take the same execution time to perform the task requiring the read but the first will also accomplish additional tasks during the same time.


## Performance <br> Analytics

- Two primary speed measurements
- Improving (decreasing) execution time
- Generally improves throughput
- Each parallel or subtask completes faster
- Exception: when there are not enough tasks to perform to fill the time
- hurry-up and wait
- Improving (increasing) throughput
- Typically does not improve execution time
- No one task completes any faster
- Exception: when there are more tasks than can be completed in the allotted time queues will form
- Assuming queue time is included in the execution time, improving throughput will improve execution time


## Performance <br> Analytics

- Theoretical CPI or IPC
- CPI - Clocks per Instruction
- Number of clocks required to execute a single instruction
- Varies by instruction
- Varies by ISA
- HCS12: 1to 4 clocks per instruction for most instructions
- AVR: 1 clock per instruction for most instructions
- Cortex A8: 0.5 clocks per instruction (dual issue)
- Intel Core 17: 0.25 clocks per instruction (quad issue)
- When the CPI gets below 1.0 - start to talk about IPC
- Instructions per Clock
- Cortex A8: IPC=2
- Intel Core 17: IPC=4


## Performance <br> Analytics

- Practical CPI or IPC
- CPI - Clocks per Instruction
- Number of clocks in a program or program segment divided by the number of instructions executed
- Varies from theoretical
- Cache misses
- Instruction distribution
- Branch prediction errors
- Impacted by
- Architecture
- Program
- Compiler
- Memory - hierarchy, size, speed


## Performance <br> Analytics

- Basic Calculations

CPU time $($ execuion time $)=\frac{C P U \text { clock cycles }(\text { for the task or program })}{\text { Clock Rate }}$
Example 1: Task A requires 10,000 clock cycles on the ARM8 processor. How long will this task take using an 800 MHz clock?

$$
\text { CPU time }=\frac{10,000 \text { clock cycles }}{800 \times 10^{6} \text { cycles } / s}=12.5 \mu s
$$

Example 2: Task B takes 2 us when running on your 2 GHz laptop.
You have the ability to modify the clock rate on your laptop.
What clock rate should you use to achieve a 1.5 us execution time?

$$
\begin{aligned}
& \text { Clock Cycles }=2 E 9 \frac{\text { cycles }}{s} \times 2 \mu s=4000 \text { clocks } \\
& \text { Clock Rate }=\frac{4000 \text { clock cycles }}{\frac{1.5 \mu s}{23}}=2.666 \mathrm{GHz}
\end{aligned}
$$

## Performance <br> Analytics

- Basic Calculations

$$
\text { CPU clock cycles }=\text { Instructions for task } \times \text { CPIav }_{\text {erage }}
$$

Example: A program requires 10,000 instructions on the ARM8 processor.
Assuming a $\mathrm{CPI}_{\text {ave }}=1.2$, how many clock cycles will this program take?
CPU clock cycles $=10,000$ instructions $\times 1.2^{\text {clocks }} /$ instruction $=12 \mathrm{~K}$ clocks

## Performance <br> Analytics

- Basic Calculations

$$
C P U \text { time }=\frac{\text { Instruction count } \times C P I}{\text { Clock Rate }}
$$

Example: Program A requires 10,000 instructions using the ARM8 processor at 1.5 GHz and a CPI =1.2. How long will it take this program to run?

$$
C P U \text { time }=\frac{10,000 \text { instructions } \times 1.2 \mathrm{clocks} / \text { inst }}{1.5 \times 10^{9} \text { clocks } / s}=8 \mu s
$$

## Performance <br> Analytics

- Basic Calculations
- Amdahl's Law
- The maximum expected improvement to an overall system when only part of the system is improved

$$
\text { CPU time after }=\frac{\text { Execution time affected by improvement }}{\text { Amount of improvement }}+\text { Execution time unaffected }
$$

Example: Cache misses represent $20 \%$ of the overall execution time of your program. You have developed a new cache that cuts the miss penalty in half. How much will your program speed up?

$$
\begin{gathered}
\text { CPU time new }=\frac{0.2 Y s}{2}+0.8 Y s=0.9 Y s, Y=\text { current } C P U \text { time } \\
\text { speed up }=10 \%
\end{gathered}
$$

## Performance <br> Analytics

- Basic Calculations
- MIPS
- Measure of performance
- Millions of Instructions / sec
- Can only be used to compare processors of a common architecture
- Different instructions $\rightarrow$ different \# of instructions
- Different CPIs $\rightarrow$ different clocks / instruction $\rightarrow$ different times
- Can only be used to compare processors using the same program
- Different programs on the same computer will lead to different MIPS measurements


## Performance Benchmarks

- Benchmarks
- Groups of programs designed to:
- Exercise the various components of the processor
- Emulate software representative of a more random application
- Operate at the program level
- Can be used across various processor architectures
- Account for clock rates, memory compliments, accelerators
- Can be manipulated
- Compilers can target code to the benchmark, making a given implementation appear faster than it would normally be.


## Performance <br> Benchmarks

- Dhrystone
- Dhrystone
- Number of iterations of a loop of the benchmark code per second
- Dhrystone VAX MIPs (Dhrystone MIPS or DMIPS)
- Compare the performance of a processor against the performance of a reference machine
- The benchmark is calculated by measuring the number of Dhrystones per second for the system, and then dividing that figure by the number of Dhrystones per second achieved by the reference machine (VAX11/780)
- VAX 11/780 could execute 1750 Dhrystones/s
- 1DMIP = 1750 Dhrystones/s
- So "100 DMIPS" means "100 Dhrystone VAX MIPS", which means 100 times faster than a VAX 11/780
- Measuring DMIPS/MHz removes clock frequency confusion


## Performance Benchmarks

- Dhrystone
- Limitations
- No floating point operations
- Easy to optimize compilers for the test


Notice - there is no clock frequency normalization here

## Performance Benchmarks

- SPEC
- Standard Performance Evaluation Corporation
- SPEC CPU2006
- relatively recent suite of programs (includes java)
- CINT2006 - measure integer performance
- CFP2006 - measures floating point performance
- SPEC defines a baseline runtime for each component of the benchmark
- The ratio of reference time $/$ run time $=$ SPECmarkxyz
- The geometric mean of each of full set of tests is calculated - SPECint or SPECfp


## Performance Benchmarks

- SPEC
- More common in larger processors



## Performance Benchmarks

- COREMARK
- Embedded Microprocessor Benchmark Consortium (EEMBC)
- System focused benchmarks
- Android, browser, TCP/IP
- Processor focused benchmarks
- COREMARK
- variations for automotive, entertainment, low power, multiprocessors
- "Coremark" is a measure of the number of iterations of the benchmark code loop per second


## Performance <br> Benchmarks

## - COREMARK

| ar | Processor | Compiler | Operating Speed in Mhz | CoreMark $/ \mathrm{MHz}{ }^{(1)}$ | CoreMark <br> (1) | CoreMark <br> /Core ${ }^{\text {(1) }}$ |  | Parallel <br> Execution | Comments | Date Submitted |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Intel Xeon E5-2650 | GCC 4.4.6 | 2000 | 145.98 | 291957.48 |  |  | 32:PThreads | 2 | 08/09/12 |
|  | Intel Xeon E5 2687W (2P, 16C, 32T) | GCC 4.5.3 | 3400 | 117.68 | 400116.70 | 25007.29 |  | 32:PThreads | 1 | 07/24/13 |
|  | Intel Xeon L5640 ES (2) (Fujitsu RX300 S6) | GCC4.1.2 20080704 (Red Hat 4.1.2-46) | 2266 | 52.33 | 118571.75 |  |  | 24:PThreads | comment | 08/05/10 |
|  | Intel Core i7-3930K CPU | GCC4.4.6 20110731 (Red Hat 4.4.6-3) | 3200 | 47.17 | 150962.39 | 25160.40 |  | 12:PThreads | 2 | 05/18/12 |
|  | Intel Xeon L5640 ES (2) (Fujitsu RX300 S6) | GCC4.1.2 20080704 (Red Hat 4.1.2-46) | 2266 | 40.87 | 92612.09 |  |  | 16:PThreads | comment | 08/05/10 |
|  | Intel Xeon L5640 ES (2) (Fujitsu RX300 S6) | GCC4.1.2 20080704 (Red Hat 4.1.2-46) | 2266 | 40.49 | 91743.12 |  |  | 12:PThreads | comment | 08/05/10 |
|  | Intel i7-3612QE | Intel C++ 12.1 | 2100 | 39.97 | 83931.00 | 20982.75 |  | 8:PThreads | comment | 01/30/13 |
|  | Intel(R) Core i7-3930K CPU | GCC4.4.6 20110731 (Red Hat 4.4.6-3) | 3200 | 36.35 | 116324.16 |  |  | 12:PThreads | comment | 05/18/12 |
|  | Intel Core i7-2760QM CPU @ 2.40 GHz | GCC 4.5.3 | 2400 | 35.48 | 85151.68 | 21287.92 |  | 8:PThreads | comment | 10/19/12 |
|  | Intel Core i7 2600 | GCC 4.4.5 | 3392.236 | 29.35 | 99562.34 |  |  | 16:PThreads | comment | 03/12/11 |
|  | Intel Core is | GCC4.1.2 20080704 (Red Hat 4.1.2-46) | 3100 | 16.57 | 51361.07 |  |  | 4:PThreads | comment | 08/09/11 |
|  | ARM Cortex-A9 (Exynos4 Quad) | armoc 5.03-24 | 1400 | 15.89 | 22243.00 | 5560.75 |  | 4:PThreads | comment | 04/16/13 |
|  | Intel Core i7 950 | GCC3.4.4 | 3600 | 15.88 | 57163.27 |  |  | 8:PThreads | comment | 05/13/10 |
|  | Intel Core i7 950 | ```gcc (GCC) 4.1.2 20080704 (Red Hat 4.1.2-48)``` | 3060 | 15.80 | 48343.68 |  |  | 8:PThreads | comment | 02/16/11 |
|  | Intel Core2 Quad Q6600 | GCC4.5.2 | 2400 | 15.23 | 36553.96 | 9138.49 |  | 4:PThreads | 1 | 03/22/11 |
|  | Intel X5450 | $\begin{aligned} & \text { Intel C++ - icc (ICC) } 11.1 \\ & 20090630 \end{aligned}$ | 3000 | 15.22 | 45664.71 |  |  | 4:Fork | comment | 08/10/09 |
|  | Intel Xeon E5504 ES (1) (Asus P6T WS) | GCC4.1.2 20080704 (Red Hat 4.1.2-46) | 2000 | 15.15 | 30291.56 |  |  | 8:PThreads | comment | 04/21/10 |
|  | Intel Core 2 Ouad 670n | GCC.4.4.1 20 On@ 725 (Red Hat | 2667 | 14.70 | 39201.71 | 1960\%.86 |  | 4:PThreads | nnmment | 08/31/09 |

## Performance <br> Benchmarks

- PassMark
- Integer Math Test

The Integer Math Test aims to measure how fast the CPU can perform mathematical integer operations...provides a good indication of 'raw' CPU throughput.

- Compression Test

The Compression Test measures the speed that the CPU can compress blocks of data into smaller blocks of data without losing any of the original data... a function that is very common in software applications.

- Prime Number Test

The Prime Number Test aims to test how fast the CPU can search for Prime numbers ..this algorithm uses loops and CPU operations that are common in computer software.

- Encryption Test

The Encryption Test encrypts blocks of random data using several different encryption techniques...also uses a large amount of binary data manipulation and CPU
mathematical functions like 'to the power of'.

- Floating Point Math Test

The Floating Point Math Test performs the same operations as the Integer Math Test however with floating point numbers...these kinds of numbers are handled quite differently in the CPU compared to Integer numbers as well as being quite commonly used.

- Multimedia Instructions

The Multimedia Instructions measures the SSE capabilities of a CPU... enable blocks of data to be processed at higher speeds.
SSE stands for Streaming SIMD extensions.

- String Sorting Test

The String Sorting Test uses the qSort algorithm to see how fast the CPU can sort strings.

- Physics Test

The Physics Test uses the Tokamak Physics Engine to perform a benchmark of how fast the CPU can calculate the physics interactions of several hundred objects colliding.

- Single Core Test

The single core test only uses one CPU core and rates the computers performance under these conditions...many applications still only use one core so this is an important metric,

PassMark - CPU Mark
Common CPUs - Updated 14th of January 2014


Price (USD)
\$564.97
\$314.99
$\$ 292.98$
\$314.98
\$292.98
$\$ 199.99$
$\$ 289.99$
$\$ 349.99$
$\$ 339.99$
\$398.95
$\$ 159.99$
$\$ 399.99$

## Performance Benchmarks

- Caveats
- Most benchmarks measure a combination of CPU/system and compiler performance
- Significant results variation depending on cache size
- If the benchmark fits in the cache $\rightarrow$ better results
- All benchmarks simulate a fixed amount of code and situations
- Most processors are subject to wide variations in code

