ELE 455/555
Computer System Engineering

Section 1 – Review and Foundations
Class 5 – Computer System Performance
Performance

Overview

- Eight Great Ideas in Computer Architecture
  - Design for Moore’s Law
    - Integrated Circuit resources double every 18-24 months
    - More gates, parallelism, function specific blocks
  - Use Abstraction to Simplify Design
    - Show only those details required to get the job done
    - HW – transistor/gate/block/module level abstraction
    - SW – subroutine/object/program level abstraction
  - Make the Common Case Fast
    - Make the things you do the most fast
    - Manage the rare tasks

src: Patterson and Hennessy
Performance Overview

• Eight Great Ideas in Computer Architecture – cont’d

  • Performance via Parallelism
    • Some tasks (but not all) can be separated and done in parallel leading to overall reduction in “time”

  • Performance via Pipelining
    • Subset of parallelism
    • Leverages a series of smaller tasks to accomplish a bigger goal
    • Utilizes resources across several goals

  • Performance via Prediction
    • In some situations the “likely” next step is known
    • By moving forward before you are sure – you can save time
    • Requires the penalty for being wrong to not be too large
Performance

Overview

• Eight Great Ideas in Computer Architecture – cont’d

• Hierarchy of Memories
  • More memory is always desired
  • Large = Slow
  • Build a hierarchy of memory – fast but small \(\rightarrow\) large and slow

• Dependability via Redundancy
  • The underlying technology can fail
  • Build in circuit level, device level and system level redundancy
    • Extra row/columns in memories
    • Parity checking
    • 2 of 3 voting
Performance
Overview

• Five Classic Components of a Computer System

  • Input
    • Keyboard, Mouse, Touch Screen, Camera, Sensors, Microphone
  • Output
    • Display, Speakers, Vibrator
  • I/O
    • External Memory, Transceivers (BT, WLAN, Cellular, …),
  • Memory
    • Program and Data Storage
    • ROM, RAM, dRAM, Flash
    • Cache, Main, Removable
  • Datapath
    • Does the arithmetic and logical operations
  • Control
    • Manages the Datapath, Memory and I/O

The Datapath + Control is what we call a Processor or CPU (Central Processing Unit)
Performance

Overview

• Instruction Set Architecture (ISA)
  • Defines the HW/SW interface
  • Allows low level SW to run on multiple versions of HW (as long as they have the same ISA)
  • Typically includes:
    • List and format of Instructions
    • Register definitions
    • I/O definitions, locations and operation
  • ARM7, MIPS, AVR, HSC12, IA-64,…
Performance
Overview

• Instruction Set Architecture (ISA)
  • Accumulator
    • oldest version (not used anymore – but the term will show up occasionally
    • All arithmetic and logic operations are done with a single register – the accumulator
  • Stack
    • Became popular in the 60’s and 70’s – not used anymore
    • All arithmetic and logic operations were done using data push’d/pop’d on a stack
• Memory – Memory
  • Also not used anymore
  • All arithmetic and logic operations were done directly to memory (slow)
Performance
Overview

• Instruction Set Architecture (ISA)

• Register – Memory
  • Fixed set of registers added to the Datapath
  • Arithmetic and logic operations between registers and between registers and memory
  • HC11/HSC12, Intel 80386, AMD64

• Register – Register
  • Also called Load-Store
  • Fixed set of registers added to the Datapath
  • Arithmetic and logic operations between registers
  • Only memory operations are Load and Store (to/from registers)
  • ARM, MIPS, Intel IA-64
Performance

Cost

- Processor Cost Overview
  - Key Components building to part cost
    - Wafer Cost
      - 300mm wafers range from $5000/wafer (early) down to $1200/wafer (mature)
      - Cost reductions associated with process maturity
      - Wafer Yield = number of wafers that make it through the process with working transistors
    - Die Cost
      - Based on the number of full die that can fit on a wafer
    - Good Die Cost
      - Based on the number of die that are fully functional (may include redundancy)
    - Packaged Part Cost
      - Add the cost of package and packaging process
    - Good Packaged Part Cost
      - Based on the number of fully functional packaged parts (may include redundancy)
  - Margin
    - Additional $ to cover R&D, facilities, … AND profit
Performance
Cost

• Processor Cost Overview

• Wafer Cost
  • 45nm, 300mm wafers ~ $2000/wafer
  • Typical “lot” of 25 wafers
  • Typical wafer yield of 95%
    • Losses are a combination of single wafers and whole lots

• Die Cost
  • # of full die that will fit on a wafer
  • Various approaches to maximize die count
  • Die Cost = Wafer Cost / # of Die
Performance
Cost

• Processor Cost Overview

Apple intel Ad.mp4
Performance Cost

- **Processor Cost Overview**
  - **Good Die Cost**
    - Based on the number of die that are fully functional
    - 2 primary yield components
      - Parametric Yield
      - Process Yield
  - **Parametric Yield**
    - Parts that fail to meet a performance measure
    - Typically max frequency or current drain
    - Can be mitigated by binning (have a fast version of the part and a slow version)
    - Typically 95% on digital parts
  - **Process Yield**
    - Dominated by defects in the manufacturing process
    - $Y = Y_o (1 + \frac{D_0 A}{\alpha})^{-\alpha}$  
      - NB - negative binomial model
    - $Y_o$ – portion of area subject to defects (0.8-0.95)
    - $D_0$ – defect density (100 defects/cm$^2$ (early) – 0.15 defects/cm$^2$ (mature))
    - $A$ - die area (20mm$^2$ – 400mm$^2$)
    - $\alpha$ - cluster factor (10 – 20)
Performance

Cost

• Processor Cost Overview

• Packaged Part Cost
  • Add the cost of package and packaging process
  • $0.20 for small simple packages
  • $2 - $4 for complex BGAs
  • $1 for POP

• Good Packaged Part Cost
  • Based on the number of fully functional packaged parts
  • Package yield is typically 95% - 99+%

• Margin
  • Additional $ to cover R&D, facilities, … AND profit
  • 20% for mature products
  • 50% for new products
Performance

Cost

- Processor Cost Example
  - Arm Cortex A9
    - 32kB I/D Cache
    - 26M transistors
    - 500mW @ 2GHz
    - 5mm² in 45nm process technology
  - Apple A5
    - Dual - Arm Cortex A9s
    - 45nm Samsung Process
    - Die size = 122mm²
    - 1300 pin POP - BGA
  - Samsung 45nm process
    - 300mm wafers
    - \( D_0 = 0.25 \) defects / cm²
    - \( \alpha = 10 \)
    - \( Y_A5 = 0.95 \)
Performance
Cost

• Processor Cost Example
  • Wafer Cost
    • 300mm, 45nm \( \rightarrow \$2000 \) / wafer
    • Wafer yield – 95% \( \rightarrow \$2105 \) / wafer

• Die Cost
  • 122mm\(^2 \) \( \rightarrow \) 491 die/wafer \( \rightarrow \$4.29 \) / die

• Good Die Cost
  • \( Y = Y_o (1 + \frac{D_0A}{\alpha})^{-\alpha} = 0.95(1 + \frac{0.25 \text{ defects/cm}^2 \times (122\text{mm}^2 \times (\frac{1\text{cm}}{10\text{mm}})^2)}{10})^{-10} = 0.703 \)
  • Defect driven die cost = \$4.29/die / 0.703 = \$6.10 / die
  • Parametric yield – 0.98 \( \rightarrow \$6.22 \) / die

• Packaged Part Cost
  • 1300 pin – POP-BGA = \$3 \( \rightarrow \) 9.22 / part
Performance
Cost

• Processor Cost Example

  • Good Packaged Part Cost
    • 98% yield $\rightarrow$ 9.41 / part

  • Margin
    • If this was not an Apple design
      • Margin = 50% $\rightarrow$ Part cost = $18.82

    • Apple can cover the margin costs at the final product level
      • $\rightarrow$ Part Cost = $9.41

  • Gut feel cost before margin = $6.50
Performance

What do we mean by Performance

Two primary performance parameters

Speed
  the following discussion focuses on speed

Power
  For mobile devices power is critical
    want your laptop to last 5-8 hours
    need your cell phone to last all day
    want your mp3 player to last all week
    want your e-reader to last a month

For Servers
  cooling can be a significant expense for server farms
  cooling is an issue for individual server “closets”
Performance Analytics

• Two primary speed measurements

• Execution Time

  • How long it takes the processor to complete a task

  • Most familiar parameter to most of us
    • boot time
    • time to update the calculations on a large spreadsheet
    • time to read/write a file to disk
    • games – video updates and controller response time

  • In many cases the individual tasks are completed so fast we no longer perceive a delay
    • curser updates
    • directory traversal
Performance Analytics

• Two primary speed measurements

• Throughput (bandwidth)
  • How many things can be completed in a fixed amount of time
  • Differentiated from execution time when –
    • Tasks can be performed in parallel
    • Portions of a task are dependent on outside resources
      • A processor that can jump to the next task while waiting on a read from disk will have higher throughput than one that must stall during the wait
      • Both take the same execution time to perform the task requiring the read but the first will also accomplish additional tasks during the same time.
Performance

Analytics

• Two primary speed measurements

• Improving (decreasing) execution time
  • Generally improves throughput
    • Each parallel or subtask completes faster
  • Exception: when there are not enough tasks to perform to fill the time
    • hurry-up and wait

• Improving (increasing) throughput
  • Typically does not improve execution time
    • No one task completes any faster
  • Exception: when there are more tasks than can be completed in the allotted time queues will form
    • Assuming queue time is included in the execution time, improving throughput will improve execution time
Performance

Analytics

• Theoretical CPI or IPC

• CPI – Clocks per Instruction
  • Number of clocks required to execute a single instruction
  • Varies by instruction
  • Varies by ISA

• HCS12: 1 to 4 clocks per instruction for most instructions
• AVR: 1 clock per instruction for most instructions
• Cortex A8: 0.5 clocks per instruction (dual issue)
• Intel Core I7: 0.25 clocks per instruction (quad issue)

• When the CPI gets below 1.0 – start to talk about IPC
  • Instructions per Clock
  • Cortex A8: IPC=2
  • Intel Core I7: IPC=4
Performance Analytics

• Practical CPI or IPC

• CPI – Clocks per Instruction
  • Number of clocks in a program or program segment divided by the number of instructions executed

• Varies from theoretical
  • Cache misses
  • Instruction distribution
  • Branch prediction errors

• Impacted by
  • Architecture
  • Program
  • Compiler
  • Memory – hierarchy, size, speed
Performance Analytics

• Basic Calculations

\[
\text{CPU time (execution time)} = \frac{\text{CPU clock cycles (for the task or program)}}{\text{Clock Rate}}
\]

Example 1: Task A requires 10,000 clock cycles on the ARM8 processor. How long will this task take using an 800MHz clock?

\[
\text{CPU time} = \frac{10,000 \text{ clock cycles}}{800 \times 10^6 \text{ cycles/s}} = 12.5 \mu s
\]

Example 2: Task B takes 2us when running on your 2GHz laptop. You have the ability to modify the clock rate on your laptop. What clock rate should you use to achieve a 1.5us execution time?

\[
\text{Clock Cycles} = 2E9 \frac{\text{cycles}}{s} \times 2 \mu s = 4000 \text{ clocks}
\]

\[
\text{Clock Rate} = \frac{4000 \text{ clock cycles}}{1.5 \mu s} = 2.666 \text{ GHz}
\]
Performance

Analytics

• Basic Calculations

\[
\text{CPU clock cycles} = \text{Instructions for task} \times \text{CPI}_{\text{average}}
\]

Example: A program requires 10,000 instructions on the ARM8 processor. Assuming a CPI_{\text{ave}} = 1.2, how many clock cycles will this program take?

\[
\text{CPU clock cycles} = 10,000 \text{ instructions} \times 1.2 \frac{\text{clocks}}{\text{instruction}} = 12K \text{ clocks}
\]
Performance

Analytics

- Basic Calculations

\[
\text{CPU time} = \frac{\text{Instruction count} \times \text{CPI}}{\text{Clock Rate}}
\]

Example: Program A requires 10,000 instructions using the ARM8 processor at 1.5GHz and a CPI =1.2.
How long will it take this program to run?

\[
\text{CPU time} = \frac{10,000 \text{ instructions} \times 1.2 \text{ clocks/inst}}{1.5 \times 10^9 \text{ clocks/s}} = 8 \mu s
\]
Performance

Analytics

• Basic Calculations

• Amdahl’s Law
  • The maximum expected improvement to an overall system when only part of the system is improved

\[
CPU \ time \ after = \frac{Execution \ time \ affected \ by \ improvement}{Amount \ of \ improvement} + \frac{Execution \ time \ unaffected}{Amount \ of \ improvement}
\]

Example: Cache misses represent 20% of the overall execution time of your program. You have developed a new cache that cuts the miss penalty in half. How much will your program speed up?

\[
CPUs \ time \ new = \frac{0.2Ys}{2} + 0.8Ys = 0.9Ys \quad , \quad Y = \text{current CPU time}
\]

speed up = 10%
Performance
Analytics

• Basic Calculations

• MIPS
  • Measure of performance
  • Millions of Instructions / sec

• Can only be used to compare processors of a common architecture
  • Different instructions → different # of instructions
  • Different CPIs → different clocks / instruction → different times

• Can only be used to compare processors using the same program
  • Different programs on the same computer will lead to different MIPS measurements
Performance
Benchmarks

• Benchmarks

  • Groups of programs designed to:
    • Exercise the various components of the processor
    • Emulate software representative of a more random application

  • Operate at the program level
    • Can be used across various processor architectures
    • Account for clock rates, memory compliments, accelerators

  • Can be manipulated
    • Compilers can target code to the benchmark, making a given implementation appear faster than it would normally be.
Performance
Benchmarks

• Dhrystone
  • Dhrystone
    • Number of iterations of a loop of the benchmark code per second

• Dhrystone VAX MIPS (Dhrystone MIPS or DMIPS)
  • Compare the performance of a processor against the performance of a reference machine
  • The benchmark is calculated by measuring the number of Dhrystones per second for the system, and then dividing that figure by the number of Dhrystones per second achieved by the reference machine (VAX11/780)
  • VAX 11/780 could execute 1750 Dhrystones/s
    • 1DMIP = 1750 Dhrystones/s

• So “100 DMIPS" means “100 Dhrystone VAX MIPS", which means 100 times faster than a VAX 11/780

• Measuring DMIPS/MHz removes clock frequency confusion
Performance

Benchmarks

- Dhrystone
- Limitations
  - No floating point operations
  - Easy to optimize compilers for the test

Dhrystone GIPS
DMIPS x 1000

Notice – there is no clock frequency normalization here
Performance

Benchmarks

• SPEC
  • Standard Performance Evaluation Corporation

• SPEC CPU2006
  • relatively recent suite of programs (includes java)
  • CINT2006 – measure integer performance
  • CFP2006 – measures floating point performance

• SPEC defines a baseline runtime for each component of the benchmark

• The ratio of reference time / run time = SPECmarkxyz

• The geometric mean of each of full set of tests is calculated
  • SPECint or SPECfp
Performance

Benchmarks

- SPEC
  - More common in larger processors

![SPEC Multicore Performance Graph](image-url)

- CFP2006 Rates (Floating-point)
- CINT2006 Rates (Integer)
Performance
Benchmarks

- COREMARK
  - Embedded Microprocessor Benchmark Consortium (EEMBC)

- System focused benchmarks
  - Android, browser, TCP/IP

- Processor focused benchmarks
  - COREMARK
  - variations for automotive, entertainment, low power, multiprocessors

- “Coremark” is a measure of the number of iterations of the benchmark code loop per second
## Performance Benchmarks

- **COREMARK**

<table>
<thead>
<tr>
<th>Processor</th>
<th>Compiler</th>
<th>Operating Speed in MHz</th>
<th>CoreMark /MHz (1)</th>
<th>CoreMark (1)</th>
<th>CoreMark /Core (1)</th>
<th>Parallel Execution</th>
<th>Comments</th>
<th>Date Submitted</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Xeon E5-2650</td>
<td>GCC 4.4.6</td>
<td>2000</td>
<td>145.98</td>
<td>291957.40</td>
<td>32:Threads</td>
<td>2</td>
<td>01/09/12</td>
<td></td>
</tr>
<tr>
<td>Intel Xeon E5 2657W (2P, 16C, 32T)</td>
<td>GCC 4.5.3</td>
<td>3400</td>
<td>117.68</td>
<td>400115.70</td>
<td>25007.29</td>
<td>32:Threads</td>
<td>1</td>
<td>07/24/13</td>
</tr>
<tr>
<td>Intel Xeon L5640 ES (2) (Fujitsu RX300 S6)</td>
<td>GCC4.1.2 20080704 (Red Hat 4.1.2-46)</td>
<td>2266</td>
<td>52.33</td>
<td>110571.75</td>
<td>24:Threads</td>
<td>comment</td>
<td>08/05/10</td>
<td></td>
</tr>
<tr>
<td>Intel Core i7-3930K CPU</td>
<td>GCC4.4.6 20110731 (Red Hat 4.4.6-3)</td>
<td>3200</td>
<td>47.17</td>
<td>150962.39</td>
<td>25160.40</td>
<td>12:Threads</td>
<td>2</td>
<td>05/10/12</td>
</tr>
<tr>
<td>Intel Xeon L5640 ES (2) (Fujitsu RX300 S6)</td>
<td>GCC4.1.2 20080704 (Red Hat 4.1.2-46)</td>
<td>2266</td>
<td>40.67</td>
<td>92612.09</td>
<td>16:Threads</td>
<td>comment</td>
<td>08/05/10</td>
<td></td>
</tr>
<tr>
<td>Intel Xeon L5640 ES (2) (Fujitsu RX300 S6)</td>
<td>GCC4.1.2 20080704 (Red Hat 4.1.2-46)</td>
<td>2266</td>
<td>40.49</td>
<td>91743.12</td>
<td>12:Threads</td>
<td>comment</td>
<td>08/05/10</td>
<td></td>
</tr>
<tr>
<td>Intel i7-3812QE</td>
<td>Intel C++ 12.1</td>
<td>2100</td>
<td>39.97</td>
<td>83931.00</td>
<td>20582.75</td>
<td>8:Threads</td>
<td>comment</td>
<td>01/30/13</td>
</tr>
<tr>
<td>Intel(R) Core i7-3930K CPU</td>
<td>GCC4.4.6 20110731 (Red Hat 4.4.6-3)</td>
<td>3200</td>
<td>36.35</td>
<td>116324.16</td>
<td>12:Threads</td>
<td>comment</td>
<td>05/10/12</td>
<td></td>
</tr>
<tr>
<td>Intel Core i7-2750QM CPU @ 2.40GHz</td>
<td>GCC 4.5.3</td>
<td>2400</td>
<td>35.48</td>
<td>85151.68</td>
<td>21387.92</td>
<td>8:Threads</td>
<td>comment</td>
<td>10/19/12</td>
</tr>
<tr>
<td>Intel Core i7 2600</td>
<td>GCC 4.4.5</td>
<td>3392.235</td>
<td>29.35</td>
<td>99582.34</td>
<td>16:Threads</td>
<td>comment</td>
<td>03/12/11</td>
<td></td>
</tr>
<tr>
<td>Intel Core i5</td>
<td>GCC4.1.2 20080704 (Red Hat 4.1.2-46)</td>
<td>3100</td>
<td>16.57</td>
<td>51361.07</td>
<td>4:Threads</td>
<td>comment</td>
<td>08/09/11</td>
<td></td>
</tr>
<tr>
<td>ARM Cortex-A9 (Exynos4 Quad)</td>
<td>armcc 5.03-24</td>
<td>1400</td>
<td>15.89</td>
<td>22243.00</td>
<td>5560.75</td>
<td>4:Threads</td>
<td>comment</td>
<td>04/16/13</td>
</tr>
<tr>
<td>Intel Core i7 950</td>
<td>GCC3.4.4</td>
<td>3600</td>
<td>15.88</td>
<td>57163.27</td>
<td>8:Threads</td>
<td>comment</td>
<td>05/13/10</td>
<td></td>
</tr>
<tr>
<td>Intel Core i7 950</td>
<td>gcc (GCC 4.1.2 20080704 (Red Hat 4.1.2-46)</td>
<td>3060</td>
<td>15.80</td>
<td>48343.68</td>
<td>8:Threads</td>
<td>comment</td>
<td>02/16/11</td>
<td></td>
</tr>
<tr>
<td>Intel Core2 Quad Q6600</td>
<td>GCC4.5.2</td>
<td>2400</td>
<td>15.23</td>
<td>36833.96</td>
<td>9138.49</td>
<td>4:Threads</td>
<td>1</td>
<td>03/22/11</td>
</tr>
<tr>
<td>Intel X5450</td>
<td>Intel C++ - icc (ICC) 11.1</td>
<td>3000</td>
<td>15.22</td>
<td>45664.71</td>
<td>4:Threads</td>
<td>comment</td>
<td>08/10/09</td>
<td></td>
</tr>
<tr>
<td>Intel Xeon E5504 ES [1] (Asus P6T WS)</td>
<td>GCC4.1.2 20080704 (Red Hat 4.1.2-46)</td>
<td>2000</td>
<td>15.15</td>
<td>30291.55</td>
<td>8:Threads</td>
<td>comment</td>
<td>04/21/10</td>
<td></td>
</tr>
<tr>
<td>Intel Core 2 Quad Q6700</td>
<td>GCC4.1.1 20090725 (Red Hat</td>
<td>2567</td>
<td>16.70</td>
<td>38801.71</td>
<td>18600.86</td>
<td>4:Threads</td>
<td>comment</td>
<td>08/31/09</td>
</tr>
</tbody>
</table>
Performance Benchmarks

- **PassMark**

- **Integer Math Test**
  - The **Integer Math Test** aims to measure how fast the CPU can perform mathematical integer operations...provides a good indication of ‘raw’ CPU throughput.

- **Compression Test**
  - The **Compression Test** measures the speed that the CPU can compress blocks of data into smaller blocks of data without losing any of the original data...a function that is very common in software applications.

- **Prime Number Test**
  - The **Prime Number Test** aims to test how fast the CPU can search for Prime numbers...this algorithm uses loops and CPU operations that are common in computer software.

- **Encryption Test**
  - The **Encryption Test** encrypts blocks of random data using several different encryption techniques...also uses a large amount of binary data manipulation and CPU mathematical functions like ‘to the power of’.

- **Floating Point Math Test**
  - The **Floating Point Math Test** performs the same operations as the Integer Math Test however with floating point numbers...these kinds of numbers are handled quite differently in the CPU compared to Integer numbers as well as being quite commonly used.

- **Multimedia Instructions**
  - The **Multimedia Instructions** measures the SSE capabilities of a CPU...enable blocks of data to be processed at higher speeds.
  - SSE stands for Streaming SIMD extensions.

- **String Sorting Test**
  - The **String Sorting Test** uses the qSort algorithm to see how fast the CPU can sort strings.

- **Physics Test**
  - The **Physics Test** uses the Tokamak Physics Engine to perform a benchmark of how fast the CPU can calculate the physics interactions of several hundred objects colliding.

- **Single Core Test**
  - The single core test only uses one CPU core and rates the computer's performance under these conditions...many applications still only use one core so this is an important metric.
Performance
Benchmarks

- Caveats
  - Most benchmarks measure a combination of CPU/system and compiler performance
  - Significant results variation depending on cache size
    - If the benchmark fits in the cache → better results
  - All benchmarks simulate a fixed amount of code and situations
    - Most processors are subject to wide variations in code