ELE 455/555 Computer System Engineering

Section 2 – The Processor Class 2 – Simple Data Path

- 5 Stages of Instruction Execution
 - Fetch (IF)
 - Decode / Register Access (ID)
 - Execute (EX)
 - Memory Access (MEM)
 - Write Back (WB)
- Everything is asynchronous except for the PC
 - PC is a synchronous register
 - Positive edge triggered
 - Synchronous reset

- Instruction Fetch
 - Clock the PC
 - New address is provided to the memory
 - Memory provides instruction to its output
 - Next address is provided to PC input
 - Memory is Byte Addressed
 - Instructions are 4 bytes wide
 - → increment by 4
 - Adder is drawn as an ALU but actual implementation would be our optimized adder block



- Decode / Register Access
 - Decode
 - For MIPS uses first and last 6 bits of the instruction
 - Register Access
 - R format instructions use at most: 2 source registers and 1 destination register
 - I format instructions use: immediate: 1 src, 1 dest load/store: 1 src or 1 dest branch: 2 src
 - J format instructions do not use registers



Execute

- ALU executes all arithmetic and logical instructions
- Inputs are Registers or Immediates
 - Immediates are contained in the instruction



- Memory Access
 - Load / Store Instructions
 lw \$t4,4(\$t0) # load \$t4 from memory location (\$t0)+4
 - Address is calculated by adding the offset to the value in a register
 - Use the ALU to add register value to the offset
 - Since the offset is only 16 bits and is in 2's compliment format
 - Must sign extend the offset to 32 bits



- Write Back
 - Write results or memory value back to a register
 - Write data comes from ALU (result) or
 - Write data comes from data memory



- Missing Pieces branches
 - Read register operands
 - Compare operands
 - Use ALU, subtract and check Zero output
 - Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch



What about the bits that shift off the end?



• Full Datapath



- ALU Control
 - Basic ALU control mapping
 - Slightly different MUX wiring than our previous version

Operation	invA	negB	ctl[1]	ctl[0]
AND	0	0	0	0
OR	0	0	0	1
NOR	1	1	0	0
ADD	0	0	1	0
SUB	0	1	1	0
SLT	0	1	1	1

- ALU Control
 - LW and SW use the ALU to add an offset to a register value
 - BEQ uses the ALU to do a subtract
 - R-type instructions can do any of the ALU functions
 - Create an ALU opcode to generate the ALU control signals based on the instruction being executed

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
1.11.27		subtract	100010	subtract	0110
	_	AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

- ALU Control
 - Creating the logic starts with a truth table
 - Note there are many "don't care" states

ALUOp		Funct field						
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO	Operation
0	0	X	Х	Х	Х	X	X	0010
х	1	X	Х	Х	Х	X	X	0110
1	X	X	Х	0	0	0	0	0010
1	Х	X	Х	0	0	1	0	0110
1	Х	X	Х	0	1	0	0	0000
1	х	Х	Х	0	1	0	1	0001
1	Х	X	Х	1	0	1	0	0111



- **Datapath Control** •
 - Control Signals are derived from instructions •



ALU

Operation

- Datapath Control
 - Control Signals are derived from instructions

Signal name	Effect when deasserted	Effect when asserted		
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Writ register comes from the rd field (bits 15:11).		
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.		
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign- extended, lower 16 bits of the instruction.		
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.		
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.		
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.		
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.		

Datapath Control



Datapath Control – Rtype Instruction



Datapath Control – LW Instruction



Datapath Control – BEQ



Datapath Control – JUMP



Simple Data Path Issues

- Performance Issues
 - Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
 - Not feasible to vary period for different instructions
 - Violates design principle
 - Making the common case fast
 - We will improve performance by pipelining

After completion of the instruction "add \$s3,\$t3,\$s7" indicate the value of each data bus. Assume \$t3=0xDCBA, \$s7=0x4321, and the instruction was located at memory location 0x1220, use x for unknown



After completion of the instruction "add \$s3,\$t3,\$s7" indicate the value of each data bus. Assume \$t3=0xDCBA, \$s7=0x4321, and the instruction was located at memory location 0x1220, use x for unknown



After completion of the instruction "add \$s3,\$t3,\$s7" indicate the value of each data bus. Assume \$t3=0xDCBA, \$s7=0x4321, and the instruction was located at memory location 0x1220, use x for unknown

