
ELE 455/555 Computer System Engineering

Section 2 – The Processor Class 3 – Pipelining

Overview

Simple Datapath



Overview

- 5 Stages of Instruction Execution
 - Fetch (IF)
 - Decode / Register Access (ID)
 - Execute (EX)
 - Memory Access (MEM)
 - Write Back (WB)

Pipeline these at 1 stage each

Overview

Pipeline Performance

- Pipelining does not reduce the time to execute an instruction
 - In fact it usually increases the instruction execution time
- Pipelining does increase the instruction throughput

Time	1000	1000	1000
IF/ID/EX/MEM/WB	1	2	(3)

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ID		1	2	3	4	5	6	7	8	9	10	11	12	13	14
EX			1	2	3	4	5	6	7	8	9	10	11	12	13
MEM				1	2	3	4	5	6	7	8	9	10	11	12
WB					1	2	3	4	5	6	7	8	9	10	(11)

- Pipeline Performance
 - Non-pipelined
 - 1M Instructions → 1x10⁹ units of time
 - Pipelined (5 stage)
 - 1M Instructions \rightarrow 2x10⁸ 5 \approx 2x10⁸ units of time
 - Overall throughput improvement of 5x

- Pipeline Performance
 - Non-pipelined
 - 1M Instructions → 1x10⁹ units of time
 - Pipelined (5 stage w/20% penalty per stage)
 - 1M Instructions \rightarrow 2.2x10⁸ 5 \approx 2.2x10⁸ units of time
 - Overall throughput improvement of 4.5x

- Pipeline Performance
 - Pipeline stages typically do not all take the same amount of time

Stage	IF	ID/RR	EX	MEM	WB
Delay	200ps	100ps	200ps	200ps	100ps

- Non-pipelined instruction throughput = 1 inst / 800ps
- Pipelined (5 stage) instruction throughput = 1 inst / 200ps
- Overall throughput improvement of 4x

PipeliningOverview

Pipeline Performance

Not all instruction need to use all the pipeline stages

Instruction	IF	ID/RR	EX	MEM	WB
ADD	Χ	Χ	Χ		Χ
OR	Χ	Χ	Χ		Χ
LW	Χ	Χ	Χ	Χ	Χ
SW	Χ	Χ	Χ	Χ	
BEQ	X	X	Χ		

Overview

MIPS Pipeline Considerations

- All instructions are 32-bits
 - Easier to fetch and decode in one cycle
- Few and regular instruction formats
 - R, I, J
 - Can decode and read registers in one step why?
- Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
- Alignment of memory operands
 - Memory access takes only one cycle


PipeliningOverview

Pipeline Operation

- The program memory, register file and data memory can each be read or written
- We will use the following convention
 - Writes occur in the first half of the clock cycle
 - Reads occur in the second half of the clock cycle


How would we implement this?

- Pipeline Operation
 - The book uses the following graphical representation



- In this example
 - Reads are done from program memory and the register file
 - Write is done on the register file
 - The data memory is not used
 - The ALU executes

- Pipeline Operation
 - What about this operation should concern us?



- The ID (register read) and the WB access the same resource
 - This creates a potential for conflicts

Hazards

Pipeline Hazards

- Hazards are conditions where the next instruction cannot perform its assigned pipeline action in the next clock cycle
- 3 types
 - Structural
 - Data
 - Control

Hazards

Structural Hazards

- These hazards result from a resource conflict
- Classic case is Harvard vs. vonNeuman memory architectures
 - vonNeuman architectures share a single memory for program and data
 - A lw or sw command requires access to data memory to load or store the data value
 - It would not be possible to fetch the appropriate instruction during this clock cycle since the memory would be in use
 - The IF would be stalled and a "bubble" would be created in the pipeline

Hazards

Structural Hazards

vonNeuman memory architecture

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	LW	2	3	Stall	4	5	6	7	8	9	10	11	12	13	14
ID		LW	2	3	K bubble	4	5	6	7	8	9	10	11	12	13
EX			LW	2	B	bubble	4	5	6	7	8	9	10	11	12
MEM				LW	2	3	bubble	4	5	6	7	8	9	10	11
WB					LW	2	3	bubble	4	5	6	7	8	9	10

data memory access prevents a concurrent instruction fetch

PipeliningHazards

- Structural Hazards
 - MIPS implementation is designed to avoid structural hazards

Hazards

Data Hazards

- These hazards result from a dependence of one instruction on another instruction still in the pipeline
- Consider the following code snippit

```
add $s0, $t0, $t1
sub $t2, $s0, $t3
```

The value of \$s0 is needed to perform the subtraction

Hazards

Data Hazards


add \$s0, \$t0, \$t1 sub \$t2, \$s0, \$t3

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	sub	3	3	4	5	6	7	8	9	10	11	12	13	14
ID		add	stall	stall	3	4	5	6	7	8	9	10	11	12	13
EX			add	bubble	bubble	3	4	5	6	7	8	9	10	11	12
MEM				add	bubble	bubble	3	4	5	6	7	8	9	10	11
WB					add	bubble	bubble	3	4	5	6	7	8	9	10

- 2 clock cycle bubbles are created
- It would be 3 bubbles except we can take advantage of our convention
 - writes occur in the first half of the clock cycle
 - reads occur in the second half of the clock cycle
 - the WB occurs during the same clock cycle as the register read


Hazards

Data Hazards



- 2 clock cycle bubbles are created
- It would be 3 bubbles except we can take advantage of our convention
 - writes occur in the first half of the clock cycle
 - reads occur in the second half of the clock cycle
 - the WB occurs during the same clock cycle as the register read


- Data Hazards
 - In many cases the compiler can avoid a data hazard




Hazards

Data Hazards


- Hardware can also be used to avoid data hazards
 - called forwarding or bypassing
 - provide the needed data as soon as it is valid
 - requires extra circuitry



- Data Hazards
 - Hardware cannot avoid all data hazards
 - cannot go backwards in time!



- Data Hazards
 - Forwarding plus compiler optimizations can avoid additional data hazards



Hazards

Control Hazards


- These hazards result from making a decision while other instructions continue to progress through the pipeline
- Branch instructions are the most common example
 - don't know whether to load the next instruction or not
- three approaches
 - stall
 - predict
 - delay

- Control Hazards stall
 - Do not load the next instruction into the pipeline

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	beq	3	3	8	9	10	11	12	13	14	15	16	17	18
ID		add	beq	stall	stall	8	9	10	11	12	13	14	15	16	17
EX			add	beq	bubble	bubble	8	9	10	11	12	13	14	15	16
MEM				add	beq	bubble	bubble	8	9	10	11	12	13	14	15
WB					add	beq	bubble	bubble	8	9	10	11	12	13	14

- during decode know you have a branch
- during execute know if taking branch or not
 - PC will be updated
- Next cycle fetch the next instruction based on PC value


- Control Hazards stall
 - Even if you add circuitry to detect the branch and update the PC all during the decode – can't avoid a stall



PipeliningHazards

- Control Hazards predict
 - Many algorithms
 - Simplest assume branch will not be taken
 - no penalty if correct
 - stall only when wrong

- Control Hazards predict
 - Predict branch not taken



- Control Hazards predict
 - Static Branch Prediction
 - Predict backward branches taken
 - Predict forward branches not taken
 - Looping code
 - executes the loop 100 times
 - · jumps out of the loop 1 time
 - Dynamic Branch Prediction
 - Keep track of recent branch behavior (for each branch)
 - Assume recent behavior will continue
 - When wrong clear history and start over
 - Hardware intensive

- Control Hazards delay
 - Delayed Decision
 - Pipeline always executes the instruction immediately after the branch
 - The branch then executes (only 1 cycle delay allowed)
 - Requires the next instruction to be independent of the branch decision
 - Compiler is designed to set this up

Hazards

- Control Hazards delay
 - Delayed Decision (assume HW to limit bubble to 1 cycle)

add \$t0,\$t1,\$t2 beq \$t1,\$t2,-30


. . .

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	beq	3	8	9	10	11	12	13	14	15	16	17	18	19
ID		add	beq	stall	8	9	10	11	12	13	14	15	16	17	18
EX			add	beq	bubble	8	9	10	11	12	13	14	15	16	17
MEM				add	beq	bubble	8	9	10	11	12	13	14	15	16
WB					add	beq	bubble	8	9	10	11	12	13	14	15


re-order

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	beq	add	8	9	10	11	12	13	14	15	16	17	18	19	20
ID		beq	add	8	9	10	11	12	13	14	15	16	17	18	19
EX			beq	add	8	9	10	11	12	13	14	15	16	17	18
MEM				beq	add	8	9	10	11	12	13	14	15	16	17
WB					beq	add	8	9	10	11	12	13	14	15	16

Mapping the datapath to a pipeline




- Mapping the datapath to a pipeline
 - · Registers are required to hold intermediate values between stages




- Mapping the datapath to a pipeline
 - Iw instruction IF

lnstruction fetch



- Mapping the datapath to a pipeline
 - Iw instruction ID (instruction decode and register read)







Mapping the datapath to a pipeline

Iw instruction – EX






- Mapping the datapath to a pipeline
 - Iw instruction MEM




lw

- Mapping the datapath to a pipeline
 - Iw instruction MEM




- Mapping the datapath to a pipeline
 - Iw instruction MEM




- Mapping the datapath to a pipeline
 - Iw instruction MEM

add write register value to ID/EX, EX/MEM, MEM/WB




- Mapping the datapath to a pipeline
 - · sw instruction IF

SW Instruction fetch



- Mapping the datapath to a pipeline
 - sw instruction ID (instruction decode and register read)







Mapping the datapath to a pipeline

sw instruction – EX






- Mapping the datapath to a pipeline
 - sw instruction MEM




SW

- Mapping the datapath to a pipeline
 - sw instruction WB



- Pipeline Control
 - Existing solution does not support our pipeline




- Pipeline Control
 - Many more control signals than we show
 - IF all control lines operate the same way for all instructions
 - PC is read
 - Program Memory is read
 - · PC is updated
 - ID all control lines operate the same way for all instructions
 - Instruction is decoded
 - Registers are read

Pipeline Control

- EX executes or calculates an address
 - RegDst choose between 2nd or 3rd register field for WB
 - ALUOp L/S, Branch, or R-type
 - ALUSrc selects Read Data 2 or sign extended immediate
 - These are generated in the ID stage but used in the EX stage
 - Must pass them forward through the ID/EX register
- MEM R/W to memory and selects the offset branch value
 - MemRead, MemWrite memory read / write
 - Branch combined with "zero" selects the offset branch to feed back to the PC
 - These are generated in the ID stage but used in the MEM stage
 - Must pass them forward through the ID/EX register and the EX/MEM register

Pipeline Control

- WB chooses what to write back
 - RegWrite enables a write to the register file
 - MemtoReg choose between ALU output or memory output to feed back to the register file
 - These are generated in the ID stage but used in the MEM stage
 - Must pass them forward through the ID/EX, EX/MEM and MEM/WB registers



Pipelining

Pipelined Datapath Control

Pipeline Control

