# ELE 655 Microprocessor System Design

Section 2 – Instruction Level Parallelism

**Class 1 – Pipeline Review** 

Basic Pipeline



Notes: Reg shows up two places but actually is the same register file Writes occur on the second half of the clock cycle, reads on the first half

Basic Pipeline Implementation



Notes: Writes occur on the second half of the clock cycle, reads on the first half

#### Basic Pipeline with Control



4

- Pipeline Hazards
  - Hazards are conditions where the next instruction cannot perform
    its assigned pipeline action in the next clock cycle
  - 3 types
    - Structural
    - Data
    - Control

- Structural Hazards
  - These hazards result from a resource conflict
  - Classic case is Harvard vs. vonNeuman memory architectures
    - vonNeuman architectures share a single memory for program and data
    - A lw or sw command requires access to data memory to load or store the data value
    - It would not be possible to fetch the appropriate instruction during this clock cycle since the memory would be in use
    - The IF would be stalled and a "bubble" would be created in the pipeline

- Structural Hazards
  - vonNeuman memory architecture

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	LW	2	3	Stall	4	5	6	7	8	9	10	11	12	13	14
ID		LW	2	3	bubble	4	5	6	7	8	9	10	11	12	13
EX			LW	2	R	bubble	4	5	6	7	8	9	10	11	12
MEM			_	LW	2	3	bubble	4	5	6	7	8	9	10	11
Wobata	memory	access	preven	ts a con	ncunn ean ti	instruction	on f <b>e</b> tch	bubble	4	5	6	7	8	9	10

- Structural Hazards
  - Too few registers
  - Complex instructions  $\rightarrow$  multi resource requirements (dual write)
  - Non-pipelined functions
  - Mismatched pipelines

- Data Hazards
  - These hazards result from a dependence of one instruction on another instruction still in the pipeline
  - Consider the following code snippit

add \$s0, \$t0, \$t1 sub \$t2, \$s0, \$t3

The value of \$s0 is needed to perform the subtraction

Data Hazards

add	\$s0, \$t0,	\$t1
sub	\$t2, \$s0,	\$t3

Time	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200
IF	add	sub	3	3	4	5	6	7	8	9	10	11	12	13	14
ID		add	stall	stall	3	4	5	6	7	8	9	10	11	12	13
EX			add	bubble	bubble	3	4	5	6	7	8	9	10	11	12
MEM				add	bubble	bubble	3	4	5	6	7	8	9	10	11
WB					add	bubble	bubble	3	4	5	6	7	8	9	10

- 2 clock cycle bubbles are created
- It would be 3 bubbles except we can take advantage of our convention
  - writes occur in the first half of the clock cycle
  - reads occur in the second half of the clock cycle
  - the WB occurs during the same clock cycle as the register read

Data Hazards



- 2 clock cycle bubbles are created
- It would be 3 bubbles except we can take advantage of our convention
  - writes occur in the first half of the clock cycle
  - reads occur in the second half of the clock cycle
  - the WB occurs during the same clock cycle as the register read

- Data Hazards
  - In many cases the compiler can avoid a data hazard

add \$\$0, \$t0, \$t1 sub \$t2, \$\$0, \$t3 ~ or \$\$2, \$t0, \$t1 and \$\$3, \$t0, \$t3 add \$\$4, \$t1, \$t3 add \$\$0, \$t0, \$t1 or \$\$2, \$t0, \$t1 and \$\$3, \$t0, \$t1 and \$\$3, \$t0, \$t3 add \$\$4, \$t1, \$t3

sub \$t2, \$s0, \$t3

re-order the instruction to remove the hazard condition

- Data Hazards
  - Hardware can also be used to avoid data hazards
    - called forwarding or bypassing
    - provide the needed data as soon as it is valid
    - requires extra circuitry



#### Data Hazards



- Detecting the need for Forwarding
  - Conditions:
    - 1a) EX/MEM.RegisterRd = ID/EX.RegisterRs
      - EX/MEM currently holds a value needed by an instruction about to enter EX
    - 1b) ) EX/MEM.RegisterRd = ID/EX.RegisterRt
      - EX/MEM currently holds a value needed by an instruction about to enter EX
    - 2a) MEM/WB.RegisterRd = ID/EX.RegisterRs
      - MEM/WB currently holds a value needed by an instruction about to enter EX
    - 2b) MEM/WB.RegisterRd = ID/EX.RegisterRt
      - MEM/WB currently holds a value needed by an instruction about to enter EX

Pipeline with Forwarding



- Data Hazards
  - Hardware cannot avoid all data hazards
    - cannot go backwards in time !



- Data Hazards
  - Forwarding plus compiler optimizations can avoid additional data hazards

	٦w	\$t1, 0(\$t0)	٦w	\$t1, 0(\$t0)
	٦w	(\$t2) 4(\$t0)	٦w	<b>\$t2</b> , 4(\$t0)
stall -	→ add	\$t3, \$t1, \$t2	٦w	\$t4) 8(\$t0)
	SW	\$t3, 12(\$t0)	add	\$t3, \$t1, \$t2
	٦w	(\$t4) 8(\$t0)	SW	\$t3, 12(\$t0)
stall -	→ add	\$t5, \$t1, \$t4	add	\$t5, \$t1, <b>\$t4</b>
	SW	\$t5, 16(\$t0)	SW	\$t5, 16(\$t0)
		13 cycles		11 cycles

Stalling the pipeline and inserting a bubble



- Branch Hazard
  - Consider the following code snippit

	beq	\$1, \$3, skip
	and	\$13, \$6, \$2
	add	\$14, \$2, \$2
skip	lw	\$4, 50(\$7)

- The branch decision is known after the calculation of the branch address and the comparison (subtract and check for zero), and is available in the MEM stage
- If the branch is ignored we will have the and, add and lw instructions in the pipeline – all is well
- If the branch is taken we will have the and, add and lw instructions in the pipeline – but we do not want them to execute

#### Addition of Branch Logic



- Branch Hazard
  - In our current implementation
    - We assume branches are not taken
    - We would need to flush the pipeline for taken branches
      - Branch decision is available in the MEM stage
      - · Assuming the branch target is not already in the pipeline
      - → inserting 3 bubbles into the pipeline
  - ? How far can we move the decision forward to reduce the impact of taken branches

- Branch Hazard
  - Most branches are simple comparisons
    - equal  $\rightarrow$  all bits the same
    - negative/positive → look at msb
    - We can move most of the branch prediction logic forward to the ID stage
      - We have register values (some may be forwarded!)
      - Need to modify the forwarding logic to account for branches
    - We can move the branch address calculation forward to the ID stage
    - Still have a single cycle stall IF of the next instruction is occurring in parallel with ID detection of the taken branch

# • Early Branch Detection



- Branch Hazard
  - This approach reduces the impact of branch hazards
  - There may still be data hazards that cannot be avoided
    - Branch dependent on previous lw instruction

lw \$1, 50(\$7) beq \$1, \$4, skip

the lw result will not be available until the MEM cycle is complete



- Branch Prediction
  - For deeper pipelines the cost of missing a branch decision can be significant – many clock cycles lost
  - Leads to branch prediction
    - Static Compile Time
    - Dynamic Execution time

- Static Branch Prediction
  - Freeze the pipeline until decision known
    - Do not allow additional instructions until branch decision known
    - Insert No-op instruction(s)
  - Assume NOT taken
    - Allow sequential instruction into pipeline
    - HW must prevent commits until decision known
    - Must have HW to nop currently executing instructions
    - This is our simple pipeline solution
  - Assume Taken
    - As soon as target address available start reading instructions
    - Used when complicated conditional instructions are part of the IS

Compiler can help by ordering instructions to match the HW

- Static Branch Prediction
  - Delayed Branch

Branch instruction Sequential successor Branch target if taken

(always executed instruction) - delay slot

- Static Branch Prediction
  - Delayed Branch

Branch instruction Sequential successor Branch target if taken



#### 29 Must be OK whether branch taken or not © tj

- Static Branch Prediction
  - Better than nothing but not good enough for complex pipelines ٠



- Dynamic Branch Prediction 1 bit
  - Use a small branch prediction buffer
    - n words deep
    - 1 bit of prediction value (1 bit word)
  - n is derived from the PC value
    - last 8 bits of PC → 256 words deep
  - The PC value references one of n predictions values
    - Assuming a branch instruction
    - Take the branch if the prediction value is set to 1
    - Don't take the branch if the prediction value is set to 0
  - If the prediction was wrong invert the prediction value

Dynamic Branch Prediction – 1 bit



- Dynamic Branch Prediction 1 bit
  - Issues
    - Multiple PC values point to the same branch table location
      - over write each other
        - $\rightarrow$  wrong guesses
    - Each incorrect guess can lead to 2 wrong guesses
      - eg. Assume mostly loop back bit set to 1
         when you do not loop back you stall and set bit to 0
         next cycle you want to loop back but bit is 0 stall and set bit to 1
      - 2 stalls

#### ILP Control Hazards

- Dynamic Branch Prediction 2 bit
  - Use 2 bits to make prediction decisions
    - Only change the prediction on 2 successive mispredictions
    - Resolves the 2 stall issue of 1 bit prediction



#### **Branch Table**

ADDR	B1	B0
0x0000000	0	0
0x0000001	0	0
0x0000010	1	0
1.1.1.1.1.1.1		
100 100		
- 1		
0x11111110	0	1
0x1111111	1	1

• Dynamic Branch Prediction – 2 bit



Dynamic Branch Prediction – 2 bit •



36

15%

9% 10%

molide

SURCOT

6%

odi

nydro2d

Floating-point

5%