
SCHEMATIC DESIGN IN QUARTUS

Consider the design of a three-bit prime number detector. The block diagram and truth table are shown in Figure 1. The inputs are signals named A, B, and C and the output is a signal named PRIME. Note that this example calls 1 a prime number for the purposes of illustrating equation simplification. The mathematical definition of a prime number would not consider 1 to be prime.

	Α	В	С	PRIME
	0	0	0	0
	0	0	1	1
	0	1	0	1
PRIME	0	1	1	1
→	1	0	0	0
	1	0	1	1
	1	1	0	0
	1	1	1	1




Test your progress with the course learning objectives by deriving the canonical and minimized equations. Calculate the gate reduction ratio. Use the space on this page to complete your work.

Print out this tutorial and work your solution below or on the next page in Print out this tutorial and work your solution below or on the next page in weeks 2 or 3 of the quarter as part of your study time. Do not attempt to work this problem in week 1 of the quarter because lecture will not have covered enough material. Simply move on with the tutorial.

This document will illustrate how to create a Quartus schematic project to draw and simulate the prime number detector.

THIS PAGE INTENTIONALLY LEFT BLANK -- USE IT FOR PRACTICE LATER IN THE QUARTER

- 1. **Pin** Quartus to your Start menu so that it is easy to find each time you need it.
 - A. **Right-click** on Start Menu : All Programs : Altera Web Edition : Quartus II Web Edition : Quartus II (64 bit) and **choose** Pin to Start Menu.
 - B. **Note** that in the menu descriptions in item A above, the version number of Quartus, 13.0.1, for example was removed. This allows this document to be generic and usable across versions as Quartus updates software quite regularly.
- 2. Start Quartus. It will present you with the standard blank startup window.



Quartus may present a Tools and Tips dialog box on first startup. Simply close the window.

Quartus may present other dialog boxes on first startup. Simply close them until you see something similar to the screenshot/]. 3. **Create** a new project for your circuit design by **choosing** "New Project Wizard" from the "File" menu. A project is a collection of files completing the circuit design. Every functional block (black box) in the schematic will have at least one file associated with it.




4. Click the "Next" button to advance beyond the information dialog box.

🚷 New Project Wizard		
Introduction		
The New Project Wizard helps you create a new project and preliminary project settings, including the following:		
Project name and directory Name of the top-level design entity Project files and libraries Target device family and device EDA tool settings		
You can change the settings for an existing project and specify additional project-wide settings with the Settings command (Assignments the various pages of the Settings dialog box to add functionality to the project.	; menu). You can use	•
Don't show me this introduction again		
< Back Next > Finish Can	cel Help	

5. **Click** the "..." button next to the working directory textbox.

S New Project Wizard	x
Directory, Name, Top-Level Entity [page 1 of 5]	
What is the working directory for this project?	
C:\altera\13.0sp1	
What is the name of this project?	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
Use Existing Project Settings	
< Back Next > Finish Cancel H	elp

- 6. **Create** a project folder for your project work.
 - A. **Browse** to your Documents folder using the side bar in the file browser.
 - B. Create a CE1900 folder using the New Folder choice above the side bar.
 - C. **Double-click** the CE1900 folder to move inside of it.
 - D. **Create** a schematic tutorial folder. In this example, it's called schem-tutorial.
 - E. **Double-click** the schem-tutorial folder to move inside of it.
 - F. **Choose** Select Folder.



Look closely at the screenshot. The instructors recommend you make a CE1900 folder inside your My Documents folder. Projects folders are then placed inside this CE1900 folder.

7. **Name** the project and top-level entity "prime". Simple projects with a single functional block – like this one – usually have the project and entity names matching. More complicated projects may have different names. Examples of this type of project will be seen later in the quarter. **Click** the "Finish" button.


😻 New Project Wizard	×
Directory, Name, Top-Level Entity [page 1 of 5]	
What is the working directory for this project?	
C:/Users/Administrator/Documents/ce 1900/schem-tutorial	
What is the name of this project?	
prime	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
prime	
Use Existing Project Settings	
< Back Next > Finish Cancel He	elp

8. **Note** the entity file named "prime" in the project hierarchy tab on the left of the screen.




The Project Navigator can always be opened if you accidently close it by choosing View:Utility Windows:Project Navigator from the menus.

- 9. **Add** the schematic diagram for entity prime.
 - A. **Choose** the "new" icon, the "New..." choice from the "File" menu, or by typing ctrl-n. The "New" dialog box will appear.
 - B. Highlight "Schematic File".
 - C. **Click** the "OK" button.




Schematic diagrams are blueprints of digital computer circuits.

The "New" dialog box may look different after each Quartus software update. But, the basic behavior tends to stay the same in the sense that the default selection is usually a schematic blueprint. Simply verify before clicking "Ok". 10. **Click** the "Maximize" button to the left of the red "X" close button to bring the schematic size full-screen.



Quartus is a Windows application. You will feel quite comfortable with the menu structure, maximizing, minimizing, saving, and printing.

- 11. **Double-click** inside the schematic grid to call-up the component library symbol browser.
 - A. **Note** that this example has expanded the library to see the basic logic gates.
 - B. **Note** that you can also type the name of the component in the "Name" textbox to quickly locate it.
 - C. **Select** the 2-input OR gate (OR2) to get started building the minimized equation for function PRIME. **Click** Ok.




TEST YOUR PROGRESS RESULTS:


The canonical equation is:PRIME=!m(1,2,3,5,7)=A'B'C+A'BC'+A'BC+AB'C+ABCThe minimized equation is:PRIME=A'B+C

These are the answers you should get during your study time in weeks 2 or 3 of the quarter!

12. **Place** the OR2 component toward the right-hand side of the schematic by rolling the mouse into position and clicking the mouse button.




13. **Place** an AND2 component, a NOT component, three input components, and one output component.



Remember that you can get to the library by "double-clicking" in blank space on the schematic.

14. **Wire** the components together by clicking and dragging between pins.



Corners can be made by clicking as you drag the mouse.

Drawing blueprints is fundamental in engineering. It's sort of an art form! Your blueprint doesn't have to look exactly like the one shown. Your signal wires might bend earlier or remain straight for that matter. But, the signal wires and gates must be connected together as shown in order to guarantee that electricity flows correctly for the design problem.

- 🕼 Quartus II 64-Bit C:/Users/Administrator/Documents/ce1900/schem-tutorial/prime prime • Eniity B C 🛆 Hierarchy 📄 Files 🧬 Design Units 🏾 🌂 🕨 ₽*5* × ▼ Customize... Task
 Comple Design
 Analysis 5 synthesis
 Analysis 5 synthesis
 Telew Report
 Analysis 6 Elsiontation
 Analysis 6 Elsiontation
 P Partition Morge
 D Report News
 D P Design Assistant (Post Analysis
 D P D Assignment Analysis
 D P Elsiontation Analysis
 D Report Televice S Route) Task ~ System / Processing / 619, 388 0% 00:00:00
- 15. **Name** the inputs and outputs by **double-clicking** each one and typing its name.

16. **Save** the completed schematic.

Use CTRL-S or the "Save" icon. Note that Quartus will present a "Save As" dialog box in the project folder with a pre-assigned name of "prime". Just select the "Save" button.

- 17. **Compile** the design to check for errors in wire interconnection.
 - A. **Choose** "Start Compilation" from the "Processing" menu or just click the "compile" diamond (arrow) just to the right of the gray stop sign icon.
 - B. **Note** that the first compilation after software installation may give an error about unlicensed devices. If this happens, **respond** to the error message by choosing Device Family Cyclone III from the Assignments : Devices dialog box. Then try compiling again.

💱 Quartus II 64-Bit - C:/Users/Administrator/Documents/ce1900/schem-t	tutorial/prime - prim			×
File Edit View Project Assignments Processing Tools Window	Help 💎		Search altera.com	٠
🗋 😂 属 🥔 🔏 🛍 🛍 🥑 🕲 Stop Processing	Ctrl+Shift+C	Ø Ø Ø □ ► Ø Ø 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
Project Navigator Start Compilation	Ctrl+L	prime.bdf 🛛		
Cyclone III: AUTO Cyclone III: AUTO prime 4tu Cyclone III: AUTO Cyclone III: AUTO Cyclone III: AUTO Cyclone III: AUTO Cyclone III: Autor Cyclone Analyze V SSN Analyze Tool	Ctrl+R	◨◨◨ヽヽ◣◨◻ヽヽ◨▧▯▴╡◭▯◨▤◪▯◙		
				E
Fitter (Place & Route) T				
	,			
Image: Second	ccessful. 0 er	ors, 12 warnings		^

Lots of activity occurs during compilation. Quartus is verifying wire connections, creating a mapping of technologies used in the design, fitting the technology mapping to an automatically chosen integrated circuit chip, creating a programming file for that chip, etc. This process is known as "silicon compilation" or "compile-place-route" in modern digital logic design environments. Keep reading the tutorial to see how you should use the message windows to verify your work.

- 18. **Wait** patiently while Quartus compiles the design and then **verify** that the compile completed successfully.
 - A. **Carefully** check wiring and names if the compiler found errors.
 - B. **Recompile** until you achieve successful compilation.

🔇 Quart	us II	x
1	Full Compilation was successful (12 wa	arnings)
	0	<


If your dialog box did not say "successful" then you should return to your blueprint and check all of your work.

Close the dialog box, of course, when you are done reading it!

19. **Close** the compilation report tab by clicking the tab close box (small X) on the tab.

This finishes the basic steps to drop components into a schematic, wire the components together, name inputs and outputs, and complete the compilation of the project to verify connectivity. The next part of the tutorial will explore simulating the circuit to verify correct operation.

20. **Choose** the University Program verification waveform file (VWF) from the File : New dialog box. The simulation waveform diagram editor will open.



	Edit View Simulati			_			Search altera.co	m
Value at 0 ps 160.0 ns 320.0 ns 480.0 ns 640.0 ns 800.0 ns 960	૱ॖॖॏॾॖॖ॑ ॐ 산 ᢥ ≟		C X X? XB	양 🐴 🔜 🛱				
	ter Time Bar: 0 ps		Pointer: 798.23 ns	Interval:	798.23 ns	Start:	End:	
		alue at p	160.0 ns	320.0 ns	480.0 ns	640.0 ns	800.0 ns	960.0 ns
	Name	0 ps D ps						
					Π.			

22. Right-click under the "Name" column. Choose "Insert Node or Bus..." from the "Insert" submenu.

idit View Simulation Help ● × _0_ 1_ Z √T √	• ♥ E \$\$\$ \@ \@ \@ \@ \@ \@ \	2										Search altera.com	
Time Bar: 0 ps	2 m /2 /2 /2 /2 // // // /// ///	Si → Pointer: 5.5	i3 ns		Interval: 5.53 ns		St	art:		End:			
Name Value at 0 ps	0 ps 80.0 ns) ps	160.0 ns	240.0 ns	320.0 ns	400.0 ns	480.0 ns	560.0 ns	640.0 ns	720.0 ns	800.0 ns	880.0 ns	960.0 ns	
X Detet Insert Node or Bas Groups Reverse Group or Bas Reverse Group or Bas Reverse Group or Bas Reverse Groups of Bas Reverse Gr	Dee Bt Order												

23. **Click** the "Node Finder..." button. Quartus calls all pins and gate connections nodes. Thus, all electrical signals are nodes in the circuit. The Node Finder dialog box will open.


💱 Node Finder	10.11	10.14	<u> </u>
Named: *	Filter: Pins:	all	• ОК
Look in: *			List Cancel
Nodes Found:	Sel	lected Nodes:	
Name Ty	/pe	Name	Туре
	> >> <<		

- 24. **Select** the signals to be presented on the electrical simulation.
 - A. **Click** the List button.
 - B. **Highlight** all the pins in the left panel and copy them to the right panel the "selected" panel by using the copy button ">". This chooses all the pins as signals of interest for the simulation.
 - C. **Click** the OK button to close the dialog box.
 - D. Click the OK button to close the second dialog box.
 - E. **Note** that the waveform workspace panel will now show all the circuit signals with no energy on them. The signal name "PRIME" is shown with "unknown" voltage because it is an output and the simulation has not yet been executed.

		Simulation Hel													Search altera.com	
R	3, 1, 2, 1	· · · · · · · · · · · · · · · · · · ·	e xx xc xz xe													
laste	r Time Bar:) ps		•	Pointer: 58	3. 74 ns		Interval: 58.74 ns		St	art:		End:			
	Name	Value at 0 ps	0 ps 80 0 ps	.0 ns	160.0 ns	240.0 ns	320.0 ns	400.0 ns	480.0 ns	560.0 ns	640.0 ns	720.0 ns	800.0 ns	880.0 ns	960.0 ns	
5	A	B 0														T
3-	в	B 0														
5	с	B 0				*******										

The "Name" sub-panel can be "pulled" to the right using the mouse so that the entire "prime" signal name can be read.

- 25. **Group** the input bits into a 3-bit binary number.
 - A. **Arrange** the signals so that A is at the top of the inputs, B follows, and C is the last input bit.
 - B. **Highlight** signals A, B, and C.
 - C. **Right-click** on the signal set.
 - D. **Choose** Group from the Grouping submenu.
 - E. **Note** that grouping allows binary numbers to be written onto the signal group. This is just like signals sitting side-by-side in a truth table.
 - F. **Name** the group ABC when asked. Because A is the top signal, it is the most-significant bit and C is the least-significant bit in the group.
 - G. Set the radix to Unsigned Decimal.
 - H. **Close** the Group dialog box.




- 26. **Overwrite** a counting sequence onto the ABC signal group.
 - A. **Highlight** the ABC group by clicking its name in the name column.
 - B. **Choose** the counting sequence icon from the tool bar. It has a C on it!
 - C. **Note** that the simulation window shows 1000 nanoseconds of time. Three binary input signals can encode the numbers 0 through 7 for a total of eight possible inputs. Good simulation practice would examine the PRIME result for each of these possible inputs exactly once. Thus, 1000 ns divided by 8 possible input patterns gives 125 ns of time per input pattern.
 - D. Set the Count Every entry box to 125 ns. Read item c above for an explanation of this number.
 - E. **Click** the OK button.

💱 Count Value		X
Radix:	Unsigned Decimal	•
Start value:	0	
Increment by:	1	
Count type		
Binary		
Gray cod	2	
Transitions of	cur	
Count every:	125	ns 🔻
	ОК	Cancel

		e 👑 XC XX XZ Xe 🗞 🤘	x 🕋 📠 🗫										
ter Time Bar:	0 ps		Pointer: 58.	74 ns		Interval: 58.74 ns		5	Start: 0 ps		End: 1.0	us	
Name	Value at 0 ps	0 ps 80.0 ns 0 ps	160.0 ns	240.0 ns	320.0 ns	400.0 ns	480.0 ns	560.0 ns	640.0 ns	720.0 ns	800.0 ns	880.0 ns	960.0 ns
> ABC	UO	0	χ 1	X	2	χ 3	Ύ	4	X	5 X	6	X	7
PRIME	BX			*******				*****				*******	*******

- 27. **Choose** Run Functional Simulation from the Simulation Menu.
 - A. **Name** the waveform file PRIME if asked by the Save dialog box.
 - B. Significant work will appear on your screen as Quartus simulates.



	File Edit V	ew Simulation He	lp 🐬 Search altera.com 🚯	
		· · · · · · · · · · · · · · · · · · ·	xe 🐝 Xe Xe Xe Xe 😪 😪 😪 📾 🎼	1
	Master Time Ba		Pointer: 423.84 ns Interval: 423.84 ns Start: 0 ps End: 0 ps	1
			0 ps 160.0 ns 320.0 ns 480.0 ns 640.0 ns 800.0 ns 960.0 ns *	
	Nam	e Value at 0 ps	0 ps	Search altera.com
	ABC	UO		
	10	UO		RME
	in i	UO		End:
۰	in i			720.0 ns 800.0 ns 880.0 ns 960.0 ns
🔺 Hierarchy 📑 Files 🧬 Design Units 🏁 4 🕨	OUT PRIM			
Tasks 0 5 ×	-5 110			5 (6 7
Flow: Compilation				
Task				
? Comple Design				
? 🔺 🕨 Analysis & Synthesis				b
Edit Settings				
Tiew Report E				0% 00:00:00
? Analysis & Elaboration				
Partition Merge				
Netlist Viewers				
Design Assistant (Post-Mapping)				
I/O Assignment Analysis				
Early Timing Estimate Fitter (Place & Route)	*		A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
? ▶ ▶ Fitter (Place & Route)				•
			0% 00:00:00	
× A 2 ▲ 4 × × × × × × × × × × × × × × × × × ×		~		
4 Type ID Message				*
	as successi	ul. 0 errors,	12 warnings	
293000 Quartus II Full Compilation v (System (1) / Processing (111) /				*
Sustem (1) A processing (111)			"	,
				262, 40 100% 00:00:17

NOTE THAT THE SIMULATION RESULT WINDOW OPENS BEHIND THE SIMULATION WAVEFORM EDITOR WINDOW 28. **Verify** that the PRIME output signal has energy for every prime number.

File Edit View Simulation Help 🖓											5	Search altera.com				
R)💐 💥 🖞	h z χī χ	H INV	X <u>c</u> X& X?	XB ≥ k	? 🍋 📠	咒									
laste	r Time Bar: 0	ps			Pointer: 1	12.46 ns		Interval: 11	2.46 ns	s	tart:		End			_
	Name	Value at 0 ps	0 ps 0 ps	80.0 ns	160.0 ns	240.0 ns	320.0 ns	400.0 ns	480.0 ns	560.0 ns	640.0 ns	720.0 ns	300.0 ns	880.0 ns	960.0 ns	
\$	▷ ABC	U 0		0	X 1	X	2	X	Х	4	X	5 X	6	_X	7	Ī
out D	PRIME	B 0														
4		ŀ														•

- 29. **Close** the simulator by **clicking** the close (X) icons in the simulator waveform editor and results windows.
- 30. **Close** the Quartus project by **choosing** Close Project from the Quartus File menu.

This concludes the Quartus schematic and simulation tutorial. **Quit** Quartus using by **choosing** Exit from the File menu.