SCHEMATIC DESIGN IN QUARTUS

Consider the design of a three-bit prime number detector. Figure 1 shows the block diagram and truth table. The inputs are binary signals A, B, and C while the output is binary signal PRIME. Note that this example calls one (001) a prime number for the purposes of equation simplification. The mathematical definition of a prime number would not consider one as prime.



Figure 1: A Prime Number Detector

This document will illustrate how to create a Quartus schematic project to draw and simulate the prime number detector. Students will likely not understand the derived circuit equations or the schematic diagram early in the quarter when working this tutorial. Students will learn how to complete the design as the quarter progresses.

Note that your Quartus version may present slight differences in the program title bars, dialog box titles, option choices, menus choices, etc. The basic windows do not change from version to version so the original screenshots have been retained for ease of tutorial document maintenance.

💱 Quartus II 64-Bit			
Eile Edit View Project Assignments Processing Too	ls <u>W</u> indow <u>H</u> elp 💎		Search altera.com
	- 🕱 😪 🍼 🍑 🐨 🕨 🕷	기 박 선 🖞 탓 옷 🔶 🧶 👗 🕘 🖘	
Project Navigator # Ø × 🦄	Home		IP Catalog # # ×
Q. X	Start Designing		Device Family Cyclone V (E/GX/GT/SX/SE/ST)
A Compilation Hierarchy	Start Designing		Q, X ≡
	*_	Web vs Subscription Edition	 Installed IP Project Directory No Selection Available
	New Project Wizard	Buy Software	Library Basic Functions Bitec
			DSP Interface Protocols Memory Interfaces and Controllers
		Training	 Processors and Peripherals University Program Search for Partner IP
	Open Project	What's New	
Hierarchy E Files of Desig 4			
Tasks 4.8 ×		Motification Center	
Tack			
Compile Desian	Percent Projects		
Analysis & Synthesis		illent and	
Edit Settings	wa msc.dpr (D://wybocs/bocuments/ce1901/mst	/nrsc.dpr)	
View Report			
Analysis & Elaboration			
D IT Netlist Viewers			
Design Assistant (Post-M	Close page after project load	ADERAS	
D I/O Assignment Analysis	Don't show this screen again		Add
x			
♥ All ② △ ▲ 💉 < <pre>Filter>></pre>	升 Eind 所 Find Negt]	
Type ID Message			
8			
kessa			
System / Processing /			0* 00:00:00

1. Start Quartus. It will present you with the standard blank startup window.

Note that as Altera updates Quartus this view may change slightly.

2. **Create** a new project for your circuit design by **choosing** "New Project Wizard" from the "File" menu or from the center panel of the startup screen. A project is a collection of files completing the circuit design. Engineers create design files during design. Quartus creates additional design files when processing those created by engineers.



3. Click the "Next" button to advance beyond the information dialog box.

😸 New Projec	t Wizard X							
Introdu	Inction							
The New Pro	niect Wizard belos you create a new project and preliminary project settings, including the following:							
*	Project name and directory Name of the top-level design entity Project files and libraries Target device family and device EDA tool settings							
You can chan the various p	You can change the settings for an existing project and specify additional project-wide settings with the Settings command (Assignments menu). You can use the various pages of the Settings dialog box to add functionality to the project.							
E Baalla da								
Don't sho	w me tris introduction again							
	< Back Next > Finish Cancel Help							

4. **Click** the "..." button next to the working directory textbox.

lew Project Wizard					
Directory, Name, Top-Level Entity [page 1 o	f 5]				
/hat is the working directory for this project?					
C:\altera\13.0sp1					
/hat is the name of this project?					
/hat is the name of the top-level design entity for this project? This name	is case sensitive and	d must exactly mat	ch the entity nam	ne in the design file.	
lse Existing Project Settings					

- 5. **Create** a project folder for your project work.
 - A. **Browse** to your Documents folder using the side bar in the file browser.
 - B. **Create** a CE1901 folder using the New Folder choice above the side bar.
 - C. **Double-click** the CE1901 folder to move inside of it.
 - D. **Create** a schematic tutorial folder. This tutorial names the folder as schem-tutorial.
 - E. **Double-click** the schem-tutorial folder to move inside of it.
 - F. **Choose** Select Folder.

Select Folder	Inp-Level Entity				X
C Libraries	 Documents ce1901 scher 	m-tutorial	- + ₇	Search schem-tutorial	Q
Organize 🔻 New folde	r				0
Desktop Downloads Recent Places	Name	Date modified No items match your search.	Туре	Size	
Libraries Documents Jocuments Jocuments Image: Pictures Image: Videos					
Computer (C:) Local Disk (D:) Local Disk					
	<	III			•
Folder:	schem-tutonal		Select	Folder Cancel	l l

Look closely at the screenshot. The instructors recommend you make a CE1901 folder inside your Documents folder. You will then place project folders inside the CE1901 folder through the rest of the quarter. Good project management is an example of professionalism.

6. **Name** the project and top-level entity "prime". Simple projects with a single functional block – like this one – usually match the project and entity names. More complicated projects may have different names. Examples of this type of project will be seen later in the quarter. **Click** the "Next" button.

Directory, Name, Top I	ever Entity				
What is the <u>w</u> orking directory for this pr	oject?				
D:/MyDocs/Documents/ce1901/schem-	tutorial				
What is the name of this project?					
prime					
What is the name of the <u>t</u> op-level desig name in the design file.	n entity for this projec	t? This name is cas	e sensitive and must	exactly match the e	ntity
prime					
Use Existing Project Settings					
Use Existing Project Settings					

7. Click the "Next" button two more times and arrive at the "Family, Device Board Settings" dialog box. This dialog box allows you to choose specific Altera FPGA devices to host your design as hardware components. The DE10-Lite lab board uses an Altera MAX 10 10M50DAF484C7G. Set the family choice to MAX 10. Choose the specific MAX10 device in the scrollable list of devices. A quick way to get to this device is to type 10M50 in the "Name Filter" text box on the right-hand side and then select the correct one in the "Available Devices" panel.

Device Board									
Calact the family and	device vouvent to to	want for co	mailation						
You can install addition	onal device support w	with the Ins	tall Devices comr	mand on the T	ools menu.				
To determine the ver	sion of the Quartus P	rime softw	are in which you	target device	is supported, refer	to the <u>Device Sup</u>	port List webpag		
Device family				Show in 'Ava	ailable devices' list				
Family: MAX 10 (D.	A/DF/DC/SA/SC)		•	Package: Any					
Device: All			•	Pin count: Any					
Target device				Core speed	re speed grade: Any				
O Auto device sele	ected by the Fitter			Name filter:	10M50				
Specific device	selected in 'Available	devices' lis	t	Show ac	lvanced devices				
🔿 Other: n/a									
Available devices:									
Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded m	ultiplier 9-bit		
10M50DAF484C7G	1.2V	49760	360	360	1677312	288			
IOMEODAL ADACOC	1 317	40760	260	260	1677313	200	>		

8. **Click** the "Finish" button.

9. **Note** the entity file named "prime" in the Project Navigator tab on the left of the screen. You can open the Project Navigator if it is accidentally closed by choosing View:Utility Windows:Project Navigator from the menus.



This screenshot also shows the IP Catalog open on the right hand side of the screen. You can open the IP Catalog if it accidentally closed by using the same process of selection in the View menu.

- 10. **Add** the schematic diagram for entity prime.
 - A. **Choose** the "new" toolbar icon, the "New..." choice from the "File" menu, or type ctrl-n. The "New" dialog box will appear.
 - B. Highlight "Block Diagram/Schematic File".
 - C. **Click** the "OK" button.



Schematic diagrams are blueprints of digital computer circuits.

11. **Click** the window "Maximize" button to the left of the "X" window close button to bring the schematic size full-screen.



Quartus is a Windows application. You will feel quite comfortable with the menu structure, maximizing, minimizing, saving, and printing.

- 12. **Double-click** inside the schematic grid to call-up the component library symbol browser.
 - A. **Note** that this example has expanded the library to see the basic logic gates.
 - B. **Note** that you can also type the name of the component in the "Name" textbox to quickly locate it.
 - C. **Select** the 2-input OR gate (OR2) to get started building the minimized equation for function PRIME. **Click** Ok.

Libraries:		
단 nor8		
단 not		
1 or12		
t or2		
ft or3		
단 or4		
다 orf		OR2
및 이이		
및 018 자······	-	inst
 Ⅲ 	•	
Name:	(14) (14)	
<u></u>		
or2		
Repeat-insert mode		
Insert symbol as block		

Boolean Equations for PRIME:

The canonical equation is: $PRIME=\sum m(1,2,3,5,7)=A'B'C+A'BC'+A'BC+AB'C+ABC$ The minimized equation is: PRIME=A'B+C

You will be able to derive these equations by weeks 3 and 4 of the quarter. Remember to come back and try to match these equations then!

13. **Place** the OR2 component toward the right-hand side of the schematic by rolling the mouse into position and clicking the mouse button.



14. **Place** an AND2 component, a NOT component, three input components, and one output component. **Use** the name field in the library dialog box to make finding each component easy. The standard component names are: AND2, input, output.

💱 Quartus II 64-Bit - D:/MyDocs/Documen	ts/ce1901/schem-tutorial/prime - prim	e			the state of the s		_ 0	X
Elle Edit View Project Assignments Pro	cessing <u>T</u> ools <u>W</u> indow <u>H</u> elp 🐬						Search altera.com	-
9 ° 2 2 2 3 4 5 5 5 7 ° 1	prime 🔹 🕱 🎐	2 🐳 🐳 🧇 💷	🕨 🖉 🖄 🖄 👶 🐇 🔶	🔶 🕹 🞯 👳				
Project Navigator 7 8 ×] 置	Block1.bdf*	8				IP Catalog	0 <i>8</i> ×
o, X	🖳 🖓 🔍 🖉 A 🗈 👒 🗕 🗖	177711		42 8 8 8	Ca 🗈 🤊 (*		9,	×≡
Ently Cyclone V: SCSEMAU22C8 prime 3a Herarchy B Files Down 4 Tasks Flov: Completion Catomican Catomican Catomican Catomican Catomican Catomican Catomican Catomican Catomican Des Atalysis & Sythesis Ently Negot Des Atalysis & Ebboration Des Atalysis & Ebboration Des Particion Nerge Des Atalysis & Ebboration Des Particion Nerge Des Atalysis & Ebboration Des Particion Nerges Des Atalysis & Ebboration Des Particion Nerges Des Atalysis & Ebboration Des Particion Nerges						·	 Zinatada P Project Directory Ib Satistica Available Bate Functions Search of Portner P 	2
< III +			1	Ш		Þ	🖷 Add	
X al a a a constant of the state of the stat	ter>>	計 Eind 形 Fir	nd Negt				642, 292.0%	•

Remember that you can get to the library by "double-clicking" in blank space on the schematic.

15. **Wire** the components together by clicking and dragging between pins.

💱 Quartus II 64-Bit - D:/MyDocs/Documer	nts/ce1901/schem-	n-tutorial/prime - prime				and a				_ 🗊 📈
Elle Edit View Project Assignments Pr	ocessing <u>T</u> ools <u>W</u>	Window Help 🦈							Search	altera.com 🔇
	prime	• 🕱 🌱 🆌 🧹	🖗 😻 🌑 🕨 🐼 🖄	0 🕺 🤹 🧇	🔶 🔺 🞯 🛛					
Project Navigator # # >	< 📸		Block1.bdf*	×				6	P Catalog	<i>₽.8</i> ×
o, x	· · · · · · · · · · · · · · · · · · ·	0 A D S - 0 7	17110001		4 2 2 3	· · · · ·		6	2	× =
Enthy Cyclone V: SCSEMAU22CS Files Cyclone V: SCSEMAU22CS Files Fi			pin_name2 pin_name3 pin_name4				Pirr, nine 1		 Satadad P Project Directory Ito Satisfactor Available Ito Satisfactor Available Ito Satisfactor Available Bite Bite<td>e nd Controllers herols</td>	e nd Controllers herols
< III +	•				m				🖶 Add	
N C C C C C C C C C C C C C C C C C C C	ilter>>	Ek .	Eind						1049, 31	Þ 17 0% 00:00:00

Corners can be made by clicking as you drag the mouse.

Drawing blueprints is fundamental in engineering. It's sort of an art form! Your blueprint doesn't have to look exactly like the one shown. Your signal wires might bend earlier or remain straight for that matter. But, the signal wires and gates must be connected together as shown in order to guarantee that electricity flows correctly for the design problem.

Your instructors will evaluate your drawings during the quarter for "visual noise." In other words, try to eliminate unnecessary right angles, the number of wires that cross in a diagram, and keep things like the inputs lined up to create a nice "visual line."

16. **Name** the inputs and outputs by **double-clicking** each one and typing its name. In this diagram, the inputs are names A, B, and C from top to bottom. The single output is named PRIME.

💱 Quartus II 64-Bit - D:/MyDocs/Document	ts/ce1901/schem-tutorial/prime - prim	e			Mark .		_ 0	×
Elle Edit View Project Assignments Proc	ocessing <u>T</u> ools <u>W</u> indow <u>H</u> elp 🦈						Search altera.com	-
	prime 🔹 🕱 🏆	2 🐳 🍑 🚳 🕨 🕨 🖏	00 😸 🗞 🥥	🍥 🔺 🛞 🦈				
Project Navigator 7 & ×		Block1.bdf*	(×			IP Catalog	0 <i>8</i> ×
۹, 🛛 🗙	💀 🕟 🔍 🖓 A 🕀 😂 🗕 🗖	177711100	\ \ ₩ ₩ dh =	4 🖬 🖬 👌	6 B 9 0		Q	$\times \equiv$
Eithy Cyclone V; SCSBA442206 prime 4 prime 4 Herarchy Arrive Files P besix Files P besix Files P besix Control Deal P Analysis & Synthesis Customaze Customaze P besix Assisting Files P besix Assisting F		B C		NGD			Sinstalled P Froject Directory Ho Selection Available Library Basic Functions Bite: Basic Functions Bite: Directors and Propherials Directors and Propherials Directors and Propherials Directors of Protocols Search for Partner P	ers
< III >				III		•	Add	_
Type ID Message	her>>	카 Eind 좌 Find Negt					57 405 05	•

17. **Save** the completed schematic.



18. **Compile** the design to check for errors in wire interconnection. **Choose** "Start Compilation" from the "Processing" menu or just click the compile diamond (arrow) just to the right of the gray stop sign icon.



Lots of activity occurs during compilation. Quartus is verifying wire connections, creating a mapping of technologies used in the design, fitting the technology mapping to an automatically chosen integrated circuit chip, creating a programming file for that chip, etc. This process is known as "silicon compilation" or "compile-place-route" in modern digital logic design environments. Keep reading the tutorial to see how you should use the message windows to verify your work.

- 19. **Wait** patiently while Quartus compiles the design and then **verify** that the compile completed successfully.
 - A. **Carefully** check wiring and names if the compiler found errors.
 - B. **Recompile** until you achieve successful compilation.
 - C. Note that successful compilation results in a Flow Status: Successful.
 - D. **Note** that the "device" should match 10M50DAF484C7G. Select the correct chip using menu choice Assignments:Device if it doesn't match **because** the correct chip wasn't chosen from the New Project Wizard during project creation.
 - E. **Note** that compilation is much faster if the computer is plugged into AC power.

🚱 Quartus II 64-Bit - D:/MyDocs/Document	s/ce1901/schem-tutorial/prime - prime			
Elle Edit View Project Assignments Proc	cessing <u>T</u> ools <u>W</u> indow <u>H</u> elp 🦈			Search altera.com
🗋 🐸 🖬 🍠 🕹 🖾 🗠 📔	orime 🔹 🕅 🕱 😵	2 🍯 🍑 🧇 💿 🕨 🛷 3	S O O & & O O -	
Project Navigator 7 & ×	prime.bdf		Compilation Report - prime	IP Catalog 0.8 ×
9, X	Table of Contents 4.8	Flow Summary		Q X Ξ
Ealty Cyclone V: SCSBA4U22C6 prime 4 Fileractiv Files Verset Fasts Control East Control East Control East Control East Control East Control East Control East Control East Fileractiv Verset	Below Summary Filew Summary Filew Summary Filew Visor Bedaut Colab Settings Filew OS Summary Filew OS Summary Filew Summary	Flow Status Quartus II 6-41 Version Revision Name Family Device Enthy Name Family Device Methy Name Family Device Methy Family Total Work (Marko) Total Work memory Mis Total Work memory Mis Total Work memory Mis Total Work memory Mis Total MisSI RX PCSs Total MISSI	Successful -Thu 5ep 01 10.73749 2015 15.0.2 Bull 13.07/12/D15.51 Web Edition prime C_Cone V CSCSMA4U206 Final 1 / 15.800 (< 1 %) 0 / 27.45.800 (< 1 %) 0 / 24.0 %) 0 / 44 (0 %) 0 / 4 (0 %)	 Statute P Project Directory Ro Selection Available Ubrary Batic Functions Batic Batics Batics<!--</td-->
×9_09				
Type ID Message (293000 Quartus II Full)	er>>	A Find A Find Negt	nings	
System / Processing (127)				602, 34 100% 00:01:29

20. **Close** the compilation report tab by clicking the tab close box (small X) on the tab.

This finishes the basic steps to drop components into a schematic, wire the components together, name inputs and outputs, and complete the compilation of the project to verify connectivity. The next part of the tutorial will explore simulating the circuit to verify correct operation.

21. **Choose** the University Program verification waveform file (VWF) from the File:New dialog box. The simulation waveform editor will open.



Simulation Waveform Edito	or - D:/MyE	Docs/Docume	ents/ce1901/s	chem-tutoria	/prime - prim	ie - [W 💻	
<u>File Edit View S</u> imulation	Help 🐬					Search alte	ra.com 🕥
😡 🔍 🐹 연 九 🛋 🛛	<u>L</u> <u>H</u> INV	$\forall \overline{\mathbf{c}} \hspace{0.1cm} \forall \overline{\mathbf{s}} \hspace{0.1cm} \forall \overline{2} \hspace{0.1cm} \\$	$\bigvee_{\mathbf{R}} \mid \mathbb{R}^{\oplus}_{\mathrm{in}} \ \mathbb{R}^{\oplus}_{\mathrm{in}}$	為 📑 🛼			
Master Time Bar: 0 ps	• •	Pointer:	Inte	rval:	Start:	End	
Name Value at 0 ps	0 ps 0 ps	160.0 ns	320,0 ns	480.0 ns	640.0 ns	800 <mark>,</mark> 0 ns	960.0 ns 🔦
4							
						0%	00:00:00

22. Right-click under the "Name" column. Choose "Insert Node or Bus..." from the "Insert" submenu.

IIII HOME INSERT DESIGN PAGE LAYOUT REFEREN	schem-tutorial [Compatibility Mode] - Word	? 📧 — 🗟 🗙 Meier, Dr. Russell *
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	E + E + ¹ E +	→ Hind ▼ → ab → ac Replace → B Select ▼
Clipboard rs Font rs	Paragraph s Styles 22. Right-click under the "Name" column. Choose "Insert Node or Bus" from the	ra Editing
	"Insert' submenu.	
	() The formation of the second provided on the second provided of t	
Simulation W	/aveform Editor - D//MyDocs/Documents/ce1901/schem-tutorial/prime - prime - W.	
	Search attra.com V A. 人工() と 器 (と 22 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2	
Master Time Bar	: 0 ps • Pointer: 3.39 ns Interval: 5.39 ns Start: End:	
Name	Value at 0 ps 160,0 ns 320,0 ns 480,0 ns 640,0 ns 880,0 ns 960,0 ns ^ 0 ps 0 ps	
	X Delete Del	
	Insert Node or Bus Grouping , tonnections the Finder	
	all voortes	
Insert a new node	er bus 0% 00:00:00	
PAGE 20 OF 25 1449 WORDS []홈	× =	+ 100%
📀 🧔 🤄 😜 📑 💽 🚱		10:45 AM 9/1/2015

23. **Click** the "Node Finder..." button. Quartus calls all pins and gate connections nodes. Thus, all electrical signals are nodes in the circuit. The Node Finder Dialog box will open.

amed: *		Filter: Pins: al	1	- ок
ook in: *				List Cancel
odes Found:		Sele	cted Nodes:	
Name	Туре		Name	Туре
		\langle		

- 24. **Select** signals for viewing on the electrical simulation.
 - A. **Click** the List button.
 - B. **Highlight** all the pins in the left panel and copy them to the right panel the "selected nodes" panel by using the copy button ">". This chooses all the pins as signals of interest for the simulation.
 - C. **Click** the OK button to close the dialog box.
 - D. **Click** the OK button to close the second dialog box.
 - E. **Note** that the waveform workspace panel will now show the circuit signals with no energy on them. Signal PRIME is shown with "unknown" voltage because it is an output and the simulation has not yet been executed.

記 <u>View S</u> iniual 記 <u>ス</u> の 人	ition E	lelp 🦈	X5 X7 X8 📌 🖋	24 (11111									Search altera.co
Time Bar: 0 ps	- ~	,,,,		Pointe	er: 455.34 ns		Interval: 4	55.34 ns	Start:		End:		
		U ps	80.0 ns	160.0 ns	240.0 ns	320.0 ns	400.0 ns	480.0 ns	560.0 ns 640.0 ns	/20.0 ns	800.0 ns	880.0 ns	960.0 ns
Value 0 p	e at	0 ps			1		1	1	1 1	1	1		
80	-												
BO													
80													
IME BX		******	**********	*******	**********	**********	*********	***********	******	~~~~~~~~~~~		********	*******

The "Name" sub-panel can be "pulled" to the right using the mouse so that the entire "prime" signal name can be read.

- 25. **Group** the input bits into a 3-bit binary number.
 - A. **Arrange** the signals so that A is at the top of the inputs, B follows, and C is the last input bit. The signals may already be correctly ordered.
 - B. **Highlight** signals A, B, and C using the Shift Key and mouse clicks.
 - C. **Right-click** on the signal set.
 - D. **Choose** Group from the Grouping submenu.
 - E. **Note** that grouping allows you to write binary numbers onto the signal group. This is just like signals sitting side-by-side in a truth table.
 - F. **Name** the group ABC when asked. Because A is the top signal, it is the most-significant bit and C is the least-significant bit in the group.
 - G. **Set** the radix to Unsigned Decimal.
 - H. Click Ok to close the group dialog box.



- 26. **Overwrite** a counting sequence onto the ABC signal group.
 - A. **Highlight** the ABC group by clicking its name in the name column.
 - B. Choose the counting sequence icon from the tool bar. It has a C on it!
 - C. **Note** that the simulation window shows 1000 nanoseconds of time. Three binary input signals encode the numbers 0 through 7 for a total of eight possible numbers. Good simulation practice would examine the PRIMEcresult for each of these possible inputs exactly once. Thus, 1000 ns divided by 8 possible input patterns gives 125 ns of time per input pattern.
 - D. **Set** the Count Every entry box to 125 ns. **Read item c** above for an explanation of this number.
 - E. **Click** the OK button.

Radix:	Unsigned Decimal	
Start value:	0	
Increment by:	1	
Count type		
Binary		
Gray cod	e	
Transitions	ccur	
Transidoris of		

※ 은 사 프	XE XE 388 XE XE XE	Xē 😪 🗞	(~ 1 1)%										
e Bar: 0 ps			Pointer:	23.84 ns		Interval: 23.8-	ns		Start: 0 ps		End: 1.0	us	
	0 ps 80.0	ns	160,0 ns	240.0 ns	320,0 ns	400,0 ns	480.0 ns	560,0 ns	640,0 ns	720,0 ns	800,0 ns	880,0 ns	960,0 ns
ne 0 ps	0 ps												
	0	X	1	Х	2	Х 3	X	4	X	5 X	6	X	7
		******	*******	********	******	*********	*********	*****		**********	~~~~~~~~~~~	********	~~~~~~
ME BA													

- 27. **Choose** Run Functional Simulation from the Simulation Menu.
 - A. **Accept** the default waveform filename.
 - B. **Significant** work will appear on your screen as Quartus simulates.
 - C. **View** the simulation results! Decimal 1, 2, 3, 5, and 7 are prime and thus the gate circuit drives energy onto the PRIME signal for only those values.

💱 Simulation Waveform Edito	r - D:/MyDocs/Documents/ce1901/s	hem-tutorial/prime - prime - [prir	ne_20150901105545.sim.vwf (Rea	ad-Only)]
<u>File Edit View Simulation I</u>	Help 🖗			Search altera.com 🚳
[📐 🔩 🔆 🕹 👌 差 🛛		な 📑 既		
Master Time Bar: 0 ps	Pointer: 879.55	ns Interval: 879.55 ns	Start:	End:
Name Value at 0 ps	0 ps 80.0 ns 160.0 ns 240.0 n 0 ps	320.0 ns 400.0 ns 480.0 ns	560.0 ns 640.0 ns 720.0 ns	800,0 ns 880,0 ns 960,0 ns 🔦
B ABC U 0	0 X 1 X	2 X 3 X	4 X 5 X	6 X 7
PRIME B 0				
× •	•	III		T
				0% 00:00:00

- 28. **Close** the simulator by **clicking** the close (X) icons in the simulator waveform editor and results windows.
- 29. **Close** the Quartus project by **choosing** Close Project from the Quartus File menu.

This concludes the Quartus schematic and simulation tutorial. **Quit** Quartus using by **choosing** Exit from the File menu.