NAME:

ITEM	DEMO ON TIME	GRADING POINTS
UPDWN2 counter: state machine diagram		
		/1
UPDWN2 counter: truth tables		/1
UPDWN2 counter: equation derivation for D1		/1
UPDWN2 counter: equation derivation for D0		/1
UPDWN2 counter: Quartus schematic with neatness and visual line		/1
UPDWN2 counter: Quartus simulation showing rst, up, and down		/1
behaviors		
GRAY3 counter: state machine diagram		/1
GRAY3 counter: equation derivations		/1
GRAY3 counter: Quartus schematic with neatness and visual line		/1
GRAY3 counter: Quartus simulation showing rst and up behavior.		/1
TOTAL		
		/10
		=%

- **Print** this coversheet and attach it to the top of your **laboratory submission packet**.
- Packets must always include:
 - o <u>Design files</u>: blueprints, VHDL, synthesis generates RTL diagrams
 - o <u>Test files</u>: simulation waveforms, oscope photos, and photos of any built circuits.
- Submit by: 5:00 p.m. one academic day after your laboratory period. One academic day after Friday is Monday.
- How to submit (choose one):
 - o **Pin** to Dr. Meier's office bulletin board (L-349).
 - o Slide under Dr. Meier's office door (L-349).
 - o **Hand** to Dr. Meier if he is in his office (L-349).
 - o **Put** in Dr. Meier's mailbox (L-350).