NAME:

ITEM	DEMO ON TIME	GRADING POINTS
SAT-UPDWN3 state diagram, truth table, and equation derivation		/2
SAT-UPDWN3 schematic and RTL		/2
SAT-UPDWN3 simulation waveforms		/2
EVENODD3 state diagram, truth table, and equation derivation		/2
EVENODD3 schematic and RTL		/2
EVENODD3: Quartus simulation showing rst, up, and down behaviors		/2
SAT-EVENODD3: state machine diagram		/2
SAT-EVENODD3: equation derivations		/2
SAT-EVENODD3: Quartus simulation showing rst, up, and down		/2
behavior.		/ 0
Completed by the due date.		/2
TOTAL		/20
		=%
		/10

- **Print** this coversheet and attach it to the top of your **laboratory submission packet**.
- Packets must always include:
 - o <u>Design files</u>: blueprints, VHDL, synthesis generates RTL diagrams
 - o <u>Test files</u>: simulation waveforms, oscope photos, and photos of any built circuits.
- Submit by: 5:00 p.m. one academic day after your laboratory period. One academic day after Friday is Monday.
- How to submit (choose one):
 - o **Pin** to Dr. Meier's office bulletin board (L-349).
 - o Slide under Dr. Meier's office door (L-349).
 - o **Hand** to Dr. Meier if he is in his office (L-349).
 - o **Put** in Dr. Meier's mailbox (L-350).