NAME:

ITEM	DEMO ON TIME	GRADING POINTS
State machine design: next state logic, output logic		/3
VHDL source code quality: commented, indented, visual line, etc.		/2
Quartus simulation showing reset and operational behavior.		/2
Laboratory demonstration and documentation packet quality		/3
TOTAL		/10
		=%

- **Print** this coversheet and attach it to the top of your **laboratory submission packet**.
- Packets must always include:
 - o **Design files**: blueprints, VHDL, synthesis generates RTL diagrams
 - o <u>Test files</u>: simulation waveforms, oscope photos, and photos of any built circuits.
- Submit by: 5:00 p.m. one academic day after your laboratory period. One academic day after Friday is Monday.
- How to submit (choose one):
 - o **Pin** to Dr. Meier's office bulletin board (L-349).
 - o **Slide** under Dr. Meier's office door (L-349).
 - o Hand to Dr. Meier if he is in his office (L-349).
 - o **Put** in Dr. Meier's mailbox (L-350).