

## CLASS PROJECT SUMMARY

**Instruction set architecture** describes the programmer's view of the machine. This level of computer blueprinting allows design engineers to discover expected features of the circuit including:

- data processing instructions like ADD, SUB, AND, EOR, etc.,
- memory load-store instructions like LDR, STR, etc.,
- branch instructions with both conditional and unconditional flow control,
- the names and sizes of the registers provided for computational storage and flow control,
- the size of data memory provided for longer term storage during program execution, and
- the binary encodings for each instruction.

These features are then used by design engineers as they choose components to organize together into a working circuit. Multiple **micro-architectures** are possible for any given instruction set architecture because different design engineers can choose different components and different organizational strategies when implementing the features. In the end, however, any micro-architecture design must implement the features described by the instruction set architecture.

One organizational decision that leads to different micro-architectures is the number of clock periods used per instruction. The three common clock-period strategies are called **single-cycle**, **multi-cycle**, and **pipelined**.

- Single-cycle processors use one clock-period per instruction and the clock-period is set by the total delay of the slowest instruction. This is a disadvantage as faster instructions cannot execute more quickly. The advantage, however, is straightforward control circuitry.
- Multi-cycle processors use multiple clock-periods per instruction and each instruction uses the minimum number of clock periods required for its execution. This allows faster instructions that do not access data memory, like ADD, to avoid the unnecessary delay of the data memory stage. Thus, the advantage is speed for faster instructions. The disadvantage is more complex control because a finite state machine controller must be built to coordinate control signals across multiple clock periods.
- Pipelined processors exploit instruction level parallelism to allow multiple instructions to be in execution at the same time. This is accomplished by adding state registers between the instruction fetch, instruction decode, execute, memory access, and write-back stages of the circuit.

The CE1921 laboratory is designed as a large multi-week project requiring students to design and simulate a **single-cycle processor** for a subset of the ARMv4 instructions. Students are required to:

- **Design** VHDL and schematic data path components including registers, a register file, instruction ROM, data memory, ALU, extenders, and controllers.
- **Organize** the components together into a top-level schematic that implements a single-cycle processor.
- **Simulate** the processor using a basic test program.








Use the skeleton code provided on the next page to guide your work as you **complete** the VHDL description for the CE1921 extender component.

COMPONENT	BEHAVIOR
	<p>B = NUM rotated right by ROT two-bit rotations</p>
SIMULATION REQUIREMENTS	
<ul style="list-style-type: none"> <li>• Write one arbitrary binary value onto NUM.</li> <li>• Write a count sequence on ROT through simulation time.</li> <li>• Simulation verifies that NUM has been correctly rotated.</li> </ul>	

## SUBMISSION

- You must submit well-commented VHDL code and simulation waveform diagrams using your instructor's preferred submission method. Simulation can be completed using a Quartus university waveform file or a Quartus VHDL testbench with Modelsim-Altera waveform results.
- You must comment on how you know the simulation is correct.
- You are not allowed to use the same arbitrary numbers as this example.
- You are not allowed to set the input number to 0.



“I know that this simulation is correct because all values reflect the expected hexadecimal numbers when rotating the original binary number (0x000000C6) right by the selected amount. I made a table that shows the rotation values in binary and in hexadecimal. The table follows. As you can see...”





# ROTATOR DESIGN AND SIMULATION

```
-- *****
-- * project:      rotator
-- * filename:     rotator.vhd
-- * author:       << insert your name here >>
-- * date:        MSOE Spring Quarter 2020
-- * provides:    a component to right rotate a 32-bit
-- *              number a specified number of 2-bit
-- *              rotations
-- * approach:    use a multiplexer to route bits
-- *****

-- use library packages
-- std_logic_1164: 9-valued logic signal voltages
library ieee;
use ieee.std_logic_1164.all;

-- function block symbol
-- NUM is the input 32-bit number
-- ROT4 is a 4-bit number encoding the number of 2-bit right rotates
-- B is the rotated output for use by the ALU
entity ROTATOR is
port(NUM:  in std_logic_vector(31 downto 0);
      ROT:  in std_logic_vector(3  downto 0);
      B:    out std_logic_vector(31 downto 0));
end entity ROTATOR;

-- circuit description
architecture MULTIPLEXER of ROTATOR is
begin

    -- USE CONCATENATION & TO FORM ROTATED OUTPUT
    -- HINT: make a paper table of bits labled 31 downto 0
    --       then start rotating right by two-bit rotations
    --       remember that rotation wraps bits around to the other end
    with ROT select

        -- rotate right 15 two-bit rotations
        B <= NUM(29 downto 0)&B"00" when B"1111",

        -- rotate right 14 two-bit rotations
        NUM(27 downto 0)&B"0000" when B"1110",

        -- << complete other rotations >>

        -- rotate right 3 two-bit rotations
        NUM(5 downto 0)&B"00000000000000000000000000000000"&NUM(7 downto 6) when B"0011",

        -- << complete other rotations >>

        -- rotate right zero two-bit rotations
        NUM when others;

end architecture MULTIPLEXER;
```

