

## ARMv4 ISA Machine Code Data Processing Formats

Dr. Russ Meier Milwaukee School of Engineering





ARMv4 instructions are encoded as 32-bit binary machine code numbers stored in instruction memory.

- Each instruction category has a set of **machine code binary number formats** based on addressing modes.
- The **addressing mode** determines how the second ALU operand is found in the memory pyramid.
- Different addressing modes provide different information to the control circuitry though **machine code bit fields**.
- Some bit fields exist in all instruction formats.
- Most bit fields are fixed at constant bit locations within the binary number. One exception is notable. The multiply instruction formats reorder the location of register addresses Rd, Rn, and Rm when compared to all other data processing instruction formats.
- The **CE1921 ARMv4 quick reference card** and these lecture slides should be consulted when creating machine code for assembly instructions. This table from the quick reference card shows all instruction formats studied in CE1921.
- ARMv4 does define a few more instruction format that can be found in the online ARM reference manual for ARMv4 or in the appendix of the course textbook.

The key point to remember is that computer programs are binary numbers stored in instruction memory. The CPU control circuit decodes the machine code binary numbers and uses the bit field information to route data and control the calculation.

BASIC B IN EVER	SITFI Y IN	elds Stru(	CTION	CONDITIONAL SUFFIX EQ NE	COND 0000 0001	
CATEGORY	0	PCODE		CS/HS	0010	
Data Process	ing 0	0		CC/LO	0011	ADDEQ
Load-Store	0	1		MI	0100	SUBLT
Branch	1	0		PL	0101	BNF
Reserved	1	1		VS	0110	DIVE
Reserved	-			VC	0111	
MODE	31 30	0 29 28	27 26	HI	1000	
Register	(	COND	OPCODE	LS	1001	ADD
Immediate	(	COND	OPCODE	GE	1010	SUB
MODE	31 30	0 29 28	27 26	LT	1011	В
Register	(	COND	OPCODE	GT	1100	_
Immediate		LOND	OPCODE	LE	1101	
MODE Immediate	31 30	0 29 28 COND	27 26 OPCODE	AL	1110	MS
MODE	31 30	0 29 28	27 26	unused	1111	ÖE.
Register	(	COND	OPCODE			URIVERSITY

All machine code formats include conditional execution and opcode information.

- The conditional execution suffix is encoded in the most significant nibble of every machine code binary number. The conditional execution suffix commands the control circuit to only execute the instruction if the condition code nibble from the ALU, composed of the C, V, N, and Z flags, matches the specified condition in the suffix. Examples of conditional execution suffixes are shown in green instructions on this slide. The final three instructions use the always suffix, AL – a suffix that is traditionally omitted from the assembly language mnemonic.
- The **opcode** is a 2-bit field at bit positions 27 and 26 in the machine code binary number that identifies the category of the instruction to the control circuit. Data processing instructions use opcode 0, while load-store instructions use opcode 1 and branch instructions use opcode 2.

DATA PROCESSING	INSTRUCTION	CMD
INSTRUCTIONS		0000
ADD{S}{COND} R0, R11, R9	SUR	0001
		0010
<ul> <li>Use a 4-bit command field</li> </ul>	ADD	0100
<ul> <li>Register addressing mode</li> </ul>	ADD	0100
	ADC	0101
ка <del>с</del> кп ор кт	SBC	0110
$Rd \leftarrow Rn op (Rm shifted imm bits)$	RSC	0111
<ul> <li>Register-shifted register</li> </ul>	TST	1000
addressing mode	TEQ	1001
Dd / Drage (Dragehifted Da hite)	CMP	1010
Ru 🧲 Rh op (Rm shifted RS bits)	CMN	1011
<ul> <li>Immediate addressing mode</li> </ul>	ORR	1100
Rd ← Rn op imm	MOV	1101
MODE 31 30 29 28 27 26 25 24 23 22 21 20	BIC	1110
Register         COND         OPCODE         I         CMD         S           Shifted Register         COND         OPCODE         I         CMD         S	MVN	1111
Immediate COND OPCODE I CMD S		

This presentation focuses on the data processing machine code formats.

- Data processing instructions complete arithmetic or logic operations.
- All data processing instructions use a **command field** to inform the control circuit of the requested operation.
- Multiply uses a three-bit command field documented later in this presentation.
- All other data processing instructions use a **command nibble** located at bit positions 24 down to 21 in the machine code binary number.
- The addressing mode is identified to the control circuit using the immediate control bit located in bit position 25 within the machine code binary number. Immediate addressing mode is encoded with the **I-BIT** set to logic-1. Register addressing modes clear the I-BIT to logic-0.
- Data processing instructions can command the control circuit to sample the condition code nibble and store it in the current program status register (CPSR) by setting the S-BIT to logic-1. The compare and test instructions (CMP, CMN, TST, and TEQ) always encode S=1. All other instructions encode S=0 unless the S suffix is added to the assembly language mnemonic.
- As the green example instruction shows, the ARMv4 ISA specifies that the optional conditional execution suffix should be the last suffix appended to the instruction

mnemonic.



Let's start a series of machine code examples with the instruction ADD R0, R1, R3. Hand assembly of instructions into machine code binary numbers follows a set process:

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R3 a register. This is register addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- Draw the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode. Register mode is not immediate mode and thus I=0.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=4=0100.
- Encode the operands. Rn=1=0001, Rd=0=0000, Rm=3=0011.
- **Encode** the shift information. There is no shift information and all shift information bits default to 0.
- Write the final machine code binary number in hexadecimal.

DATA PR Register Add AN	OCES Iressing ND R9, R	SING Mode 11, R6	INSTF Rd R9	<b>२८८</b> ← R ← R	CTIO In ANE	NS D Rm D R6	
31 30 29 28	27 26 2	25 24 23	22 21	20 2	19 18	17 16	
COND	OP	1 C	MD	S	R	n	
1 1 1 0	0 0	0 0 0	0 0	0	1 0	1 1	
15 14 13 12	11 10	987	6 5	А	3 2	1 0	
Rd	SHIFT A	MOUNT	SHIFT TYPE	0	R	m	
1 0 0 1	0 0	0 0 0	0 0	0	0 1	. 1 0	
Ins	0 truction	xE00B9 Binary N	006 lumber	Enco	oding		

Encode the instruction AND R9, R11, R6 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R6 – a register. This is register addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- **Draw** the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode. Register mode is not immediate mode and thus I=0.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=0=0000.
- Encode the operands. Rn=11=1101, Rd=9=1001, Rm=6=0110.
- **Encode** the shift information. There is no shift information and all shift information bits default to 0.
- Write the final machine code binary number in hexadecimal.

DATA F Register A	PR \dd	O( res CMF	Sing R:	<b>SS</b> g M 1, R	IN ode 12	G I	INS C C	STF VN2 VN2	<b>₹Ŭ</b> z ← z ←	CT ∙ Rn R1	IO CN CN	ns 1p f	Rm 12	
31 30 29	28	27	26	25	24	23	22	21	20	19	18	17	16	
COND		0	P	I		CI	MD		S		R	n		
1 1 1	0	0	0	0	1	0	1	0	1	0	0	0	1	
45 44 40	40	4.4	40	_	0	7	6	=	4		0	4	_	
15 14 13	12	11	10	9	8		0	Э	4	3	2	<u> </u>	0	
Rd		ç	SHIFT	AMC	UNT		SHI TYF	FT PE	0		Rı	n		
0 0 0	0	0	0	0	0	0	0	0	0	1	1	. 0	0	
	nst	truc	ctio	<mark>OxE</mark> n Bi	15 nar	100 y N	00C uml	ber	Enc	codi	ng		2	

Encode the instruction CMP R1, R12 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R12 a register. This is register addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms. The compare instruction subtracts R1 – R12 and updates the condition code nibble. Rather than write subtraction in the RTL equation, use CMP to remind yourself that the subtraction result is not being stored but the condition code nibble is.
- Draw the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode. Register mode is not immediate mode and thus I=0.
- Encode suffix information. In this case, there is no S suffix but compare and test instructions always set the condition code nibble. This results in S=1. The conditional execution suffix is the omitted always suffix resulting in COND= always=1110.
- Encode the command field. From the table of commands, CMD=10=1010.
- Encode the operands. Rn=1=0001, Rd=unused=defaulted to 0000, Rm=12=1100.
- Encode the shift information. There is no shift information and all shift information

bits default to 0.

• Write the final machine code binary number in hexadecimal.

<b>DAT</b> Regist	<b>A</b>	PR Add	<b>O(</b> lres	CES sint	5 <b>5</b> g M	IN ode	G	INS Rd €	STF - R	<b>RU</b> n +	CT (Rm	<b>101</b> >>	<b>VS</b> co	nst	ant)
ADD F	₹4,	R4,	R5	, LS	SR #	\$2		R	4 ←	- R4	4 + (	R5	>>	2)	
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
CO	ND		0	Р	1		C	MD		S		Rn			
1 1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	d			SHIFT	AMO	UNT		SHI TYF	FT PE	0		Rm	1		
0 1	0	0	0	0	0	1	0	0	1	0	0	1	0	1	
	0		0.4	140						S	HIFT FNC	ODING			
	0	XEO	84	412	25			INS	TRUCTI	ON	SH TYPE	BEH	AVIOR		
1.0	In	etri	ictic	n F	Rina	rv		LSL			0	Logi	cal Shif	ft Left	
	111	Sur				пу		LSF			1	Logi	cal Shif	t Right	
	N	umł	ber	Enc	codi	ng		BO	K R		2	Rota	nmetic ate Righ	Shift Ri	gnt
						0		110			-	nou	are rubi		

Encode the instruction ADD R4, R4, R5, LSR #2 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R5 a register shifted right 2 positions. This is register addressing mode because the shifted value is stated as a constant and not stated as a value held in another register.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- **Draw** the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode. Register mode is not immediate mode and thus I=0.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=4=0100.
- Encode the operands. Rn=4=0100, Rd=4=0100, Rm=5=0101.
- Encode the shift information. SHIFT AMOUNT=2=00010 and SHIFT TYPE=LSR=01.
- Write the final machine code binary number in hexadecimal.

DAT Regis	AI ter-s	P <b>R</b> shift	<b>0(</b> ted	CES Reg	SS giste	IN er A	G ddi	INS ressii Rd €	TF ng	<b>RU</b> Mo	CTI de - (Rr	<b>ON</b>	<b>IS</b>	be	Rs)
0000	πο,		±, i	(12	, LC	C	VNZ	Z, R6	÷	· R1	L1 -	(R1	2 <	<	R2)
31 30	29	28	27	26	25	24	23	22	21	20	19 :	18 1	.7	16	
CC	DND		C	P	Ι		С	MD		S		Rn			
1 1	1	0	0	0	0	0	0	1	0	1	1	0	1	1	
45 44	40	40	44	40	_		7	~	F	_	~	~	4	^	
15 14	13	12	11	10	9	8		0	<u>о</u>	4	3	2	1	0	
F	۲d			R	S		0	SHIF TYPE	Г :	1		Rm			
0 1	1	0	0	0	1	0	0	0	0	1	1	1	0	0	
				201	<u> </u>					S	HIFT ENCO	DING			
	0/		SPC	דבנ	C			INSTR	UCTI	ON	SH TYPE	BEHA	VIOR		
	In	stri	ucti	on E	Bina	arv		LSL			0	Logic	al Shift	Left	
				_							2	Logic	ai Shift	Hight	ight
	N	umt	ber	Enc	odi	ng		ROR			3	Rota	te Righ	t	Bill

Encode the instruction SUBS R6, R11, R12, LSR R2 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R12 – a register – shifted left the number of times specified in the lower byte of R2. This is register-shifted register addressing mode because the shifted value is stored in a fourth register.
- Write the register transfer level (RTL) equations in abstract and register-name forms. Because the S suffix is present, this instruction will set the condition code nibble and store the calculated result in register R6.
- Draw the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode. Register mode is not immediate mode and thus I=0.
- Encode suffix information. In this case, there is an S suffix and the conditional execution suffix is the omitted always suffix. This results in S=1 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=2=0010.
- Encode the operands. Rn=11=1011, Rd=6=0110, Rm=12=1100, and the shift value register Rs=2=0010.
- Encode the shift information. SHIFT TYPE=LSL=00.

• Write the final machine code binary number in hexadecimal.



Encode the instruction AND R7, R3, #9 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is a constant. This is immediate addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- Draw the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode: I=1.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=0=0100.
- Encode the register operands. Rn=3=0011, Rd=7=0111.
- Encode the immediate constant and rotation fields. Since the constant fits on the 8-bit number line, simply encode ROTATE=0 and IMMEDIATE=9=00001001.
- Write the final machine code binary number in hexadecimal.

DATA PR Immediate A	OCESSING	INSTRUCTIONS e Rd ← Rn XOR imm	s ediate
EOR R2, R6,	#93	R2 ← R6 XOR	93
31 30 29 28	27 26 25 24 23	22 21 20 19 18 17 16	
COND	OP I CI	MD S Rn	
1 1 1 0	0 0 1 0 0	0 1 0 0 1 1 0	
15 14 13 1	12 11 10 9 8	7 6 5 4 3 2 1 0	
Rd	ROTATION	IMMEDIATE	
0 0 1 0	0 0 0 0 0	0 1 0 1 1 1 0 1	
Ins	0xE2262 truction Binary	205D Number Encoding	UNIVERSITY

Encode the instruction EOR R2, R6, #93 into its machine code binary number.

- **Identify** the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is a constant. This is **immediate addressing mode**.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- Draw the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode: I=1.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=1=0001.
- Encode the register operands. Rn=6=0110, Rd=2=0010.
- Encode the immediate constant and rotation fields. Since the constant fits on the 8-bit number line, simply encode ROTATE=0 and IMMEDIATE=93=01011101.
- Write the final machine code binary number in hexadecimal.



ARMv4 includes a shift and rotate component called a **barrel shifter** in the operand circuitry for SRC2. In this diagram, the barrel shifter is labeled as a **rotator** because it is the rotation functionality that allows constants much larger than 8-bits to be specified in the small rotation and immediate bit fields defined in the data processing machine code format.

- Remember that the whole point of having an "immediate constant" in the machine code binary number is speed – avoiding an additional data memory load.
- Many 32-bit RISC architectures developed at the same time as the ARMv4 ISA use 16-bit immediate bit fields. ARMv4 doesn't have space for a 16-bit immediate bit field because it allows conditional execution for most instructions. This requires a conditional execution suffix. When this suffix, the opcode, the command bits, control bits I and S, and the register operands Rd and Rn are encoded, there are only 12-bits remaining for an immediate – leaving a smaller immediate number line than the competitors.
- ARMv4 may have been at a disadvantage commercially if it couldn't form larger constants directly from information encoded in the machine code number.
- The architecture mitigates this disadvantage by using one nibble of the 12-bits to specify a **rotation amount** used to rotate an 8-bit immediate into position

somewhere else within 32-bits. This provides a much more diverse set of allowed constants than the 0 to 4095 number line specified by a fixed 12-bit immediate field.



The rotation nibble in the data processing machine code format specifies how many rotate-right steps should be completed. Each rotate-right moves the immediate byte two positions. This provides a rich set of possible constants but not a complete 32-bit number line. In this diagram, white squares are filled with zeros and shaded squares represent the bits of the machine code immediate byte. The darker shading shows that the machine code immediate byte can be aligned into any byte of the 32-bit number that arrives at the ALU. A quick inspection will also show that it can be aligned to any nibble within the 32-bit number that arrives at the ALU.



A human completing hand assembly, or a software assembler must determine if the desired large immediate value can be formed from an 8-bit immediate rotated into position. This flowchart outlines a basic algorithm. There are three outcomes: a constant that naturally fits on the 8-bit number line, a rotated immediate that creates the desired constant, and an assembler error if the constant cannot be formed. Pause this presentation and study the algorithm a bit.



- Write the 32-bit binary equivalent of 4080.
- Compare the window against positions within the rotation table.
- This is immediate bitfield 0xFF and rotate bitfield 0xE.



- Write the 32-bit binary equivalent of 612.
- Compare the window against the positions within the rotation table.
- This is immediate bitfield 0x99 and rotate bitfield 0xF.



- Write the 32-bit binary equivalent of 612.
- Compare the window against the positions within the rotation table.
- The required window to enclose all energy bits is 10-bits wide. This cannot fit in the 8-bit immediate field.
- This constant cannot be inserted in the machine code binary number.
- The assembler reports an error and the programmer must instead use a load from data memory.



- Write the 32-bit binary equivalent of 612.
- Compare the window against the positions within the rotation table.
- The required window to enclose all energy bits is 12-bits wide. This cannot fit in the 8-bit immediate field.
- This constant cannot be inserted in the machine code binary number.
- The assembler reports an error and the programmer must instead use a load from data memory.



- Write the 32-bit binary equivalent of 840.
- Compare the window against the positions within the rotation table.
- This is immediate bitfield 0xD2 and rotate bitfield 0xF.



Encode the instruction MOV R0, #840 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is a constant. This is immediate addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- Draw the correct machine code format as a table of bits and bit field names.
- Encode the addressing mode: I=1.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. From the table of commands, CMD=13=1101.
- Encode the register operands. Rn=unused=defaults to 0000, Rd=0=0000.
- Encode the immediate constant and rotation fields. ROTATE=0 and IMMEDIATE=0xD2=11010010.
- Write the final machine code binary number in hexadecimal.



ARMv4 does not provide divide instructions because divide is the most expensive arithmetic operation in terms of circuit silicon space and speed of calculation. It does provide a set of data processing instructions for multiplication. These instructions do not use the machine code formats of the other data processing instructions. Instead, a special format just for multiplication instructions is used. It is not clear why this format rearranged the location of the register operands, but as you can see all register operands have moved to new positions in this format. Let's look at multiply and practice encoding some example instructions.

## MULTIPLY

• Multiplying n-bit numbers yields a 2n-bit wide result.

$$1111_2 \times 1111_2 = 1110_{0001_2}$$

• An ARMv4 32-bit multiply gives a 64-bit result.



• ARMv4 has a word-size multiply instruction:
Rd $\leftarrow$ lower 32-bits of Rn x Rm
0x003F928 x 00000035 =0x0000_0000_00D2_9548
Rd ← 00D2_9548 ←
MUL Rd, Rn, Rm
UNIVERSITY

The size of most arithmetic operations on ARM is 32-bits. This is the **word size** of the processor. ARMv4 defines the **word size instruction** shown in green. The blue register transfer level notation and the example provided illustrate capturing the least significant word of the 64-bit result for placement in Rd.

Instructions that store all 64-bits of the result. This set of instructions are **long-word size instructions**.



The size of most arithmetic operations on ARM is 32-bits. This is the **word size** of the processor. ARMv4 defines the **word size instruction** shown in green. The blue register transfer level notation and the example provided illustrate capturing the least significant word of the 64-bit result for placement in Rd. This is an incredibly powerful instruction that has useful application in computer graphics, division, and digital signal processing applications.

Instructions that store all 64-bits of the result. This set of instructions are **long-word size instructions**.



DATA P Register A	ROCI	ESS ng M	<b>IN</b> ode	G	INS	STF RC	<b>SO(</b> d ←	CTI Rn	ONS x Rm	5	
MUL R8, R	6, R2		-	R	8 ←	R6	x R	2 (10	ower	32-b	its)
31 30 29 2	8 27 2	6 25	24	23	22	21	20	19	18 17	16	
COND	OP	0	0		CMD		S		Rd		
1 1 1		0 0	0	0	0	0	0	1	0 0	0	
15 14 13 1	2 11 1	.0 9	8	7	6	5	4	3	2 1	0	
Ra		Rm		1	0	0	1		Rn		
0 0 0	0 0	0 1	0	1	0	0	1	0	1	1 0	
<b>I</b>	nstructi	OxE on Bi	00 nar	802 'y N	296 Jumt	per l	Enc	odir	ng	UNIV	

Encode the instruction MUL R8, R6, R2 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R2 – a register. This is register addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- **Draw** the correct machine code format as a table of bits and bit field names.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. For MUL, CMD=0=000.
- Encode the operands. Rd=8=1000, Ra=unused=0000, Rm=2=0010, Rn=6=0110.
- Write the final machine code binary number in hexadecimal.

<b>DAT</b> Regis MLA F	<b>A</b> ter R12	<b>PR</b> Add 2, R3	0 Ires 3, R	<b>CE</b> sin 2, F	<b>SS</b> g M R7	<b>IN</b> ode	G	INS R R	5 <b>TF</b> d ← 12 ·	<b>?U(</b> ∙ (Ri ← F	<b>CTI</b> ∩ x I ₹3 x	<b>0 </b> Rm) R2	<b>NS</b> ) +   + F	Ra R7	
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
CO	ND		C	P	0	0		CMD	)	S		R	d		
1 1	1	0	0	0	0	0	0	0	1	0	1	1	0	0	
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	la			R	m		1	0	0	1		Rı	n		
0 1	1	1	0	0	1	0	1	0	0	1	0	0	1	1	
		Ins	truc	ctio	<mark>OxE</mark> n Bi	02 nar	С72 у N	293 Iumi	ber l	Enc	odir	ng			RSITY

Encode the instruction MLA R12, R3, R2, R7 into its machine code binary number.

- Identify the addressing mode of data processing instructions by looking at the second ALU operand. In this case, the second operand is R2 – a register. This is register addressing mode.
- Write the register transfer level (RTL) equations in abstract and register-name forms.
- **Draw** the correct machine code format as a table of bits and bit field names.
- Encode suffix information. In this case, there is no S suffix and the conditional execution suffix is the omitted always suffix. This results in S=0 and COND= always=1110.
- Encode the command field. For MLA, CMD=1=001.
- Encode the operands. Rd=12=1100, Ra=7=0111, Rm=2=0010, Rn=3=0011.
- Write the final machine code binary number in hexadecimal.



This summary slide notes the key points of this presentation. Continue to review this video when needed as your study the ARM instructions and use them to write assembly language programs.