

CE4940 FALL 2016 HOMEWORK HW1

1. **Calculate** the saturation current of an NMOS for three different VGS values: 1.8V, 3.3V, and 5V. These three voltages are typical power supply voltages (logic-1 values) for CMOS circuits. **Use** these CMOS process parameters: $\mu_n C_{OX} = 100 \mu\text{A}/\text{V}^2$, $W=20\text{nm}$, $L=20\text{nm}$, $V_t = 0.48\text{V}$. **Sketch** the I-V curves for this NMOS based on your three calculated values (you will have three curves on the plot).
2. **Repeat** your work in problem 1 using a new value of $V_t = 1.1\text{V}$. **Explain** the effect of this new V_t on the I-V curves.
3. **Create** a neatly drawn transistor-level hand-sketch of a four-input passive-pullup NOR gate.
4. **Create** a neatly drawn transistor-level hand-sketch of a three-input passive-pullup AND gate.
5. **Create** a neatly drawn transistor-level hand-sketch of a circuit that implements AND-OR logic equation $F(ABC) = AB + C$ using passive-pullup. The solution to this problem can be done with only four transistors. **Hint:** remember the rules for OR and AND behavior in the N-plane. Combine series and parallel resistors to form the equation and then use a second stage to remove the complement.